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Chapter 1
Introduction
Hardware verification has become one of the most important steps in digital circuit design.
Today’s hardware designs are highly integrated application specific circuits (ASICs), which are
used in a wide-spread field of implementations, ranging from entertainment electronics and
domestic appliances to business-relevant industrial production lines and safety-critical systems,
like for example cars, airplanes or medical devices. Circuit designs need to be checked in order
to ensure that manufactured chips operate correctly according to their specifications.
The average time-to-market for custom chip designs presently is about 18 months, and approxi-
mately between 60–70% of project costs result from error detection and correction. Production
of faulty circuits requires redesigns and enlarges the number of design cycles. Each redesign of
an averagely sized ASIC and each further design cycle causes additional costs of several hundred
thousands of dollars. Efficient testing for correct behavior becomes more and more important
and a major economical issue. It is desirable to detect design faults before manufacturing and
thus to keep the number of design cycles and redesign costs as small as possible. Yet, fabricat-
ing hardware prototype chips, which can be used for testing already during the design phase, is
time-consuming and expensive.
In the past, simulation was the common way to validate functionality of circuit designs, and still
is today. But even for relatively small and plain designs exhaustive simulation almost always is
impossible due to the immense number of input-stimuli that need to be checked. In practice,
pure simulation can be used only for a partial validation of circuit functionality and cannot
prove complete functional correctness.
Formal methods for functional hardware verification are becoming increasingly attractive in
Electronic Design Automation (EDA), since they prove correct design behavior before manufac-
turing and without exhaustively simulating a design. Over the past years, a variety of formal
verification techniques and methodologies has been proposed for hardware verification. However,
only rather few techniques have shown to be suitable for application in an industrial environ-
ment. In the first place, this is caused by insufficient performance on large industrial designs,
and secondly by the fact that the use of most techniques still requires expert knowledge of formal
verification, which is normally not present in hardware design teams of chip manufacturing com-
panies. Replacing simulation by formal verification especially is difficult if verification techniques
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are not fully automated. Full automation of formal verification methods and the possibility for
an easy integration into existing hardware design flows are required in order to be effectively
applied in industrial hardware development processes, as well as a fairly ease of use and the
capability of coping with real world design sizes.
Recently, Bounded Model Checking (BMC, see e.g. [BCC+99, BCCZ99, BCRZ01]), also referred
to as Property Checking (see Chapter 2), has proven to be highly applicable for circuit verifica-
tion. In BMC, a formal property is verified which describes an intended behavior of a given digital
design within a finite bounded interval of time. BMC problems can be mapped onto instances
of the satisfiability problem for Boolean formulae (SAT), which can be tackled by Boolean con-
straint solvers and Boolean function manipulation techniques. Recent advances in work on data
structures, like Binary Decision Diagrams (BDDs, see e.g. [Bry86, Bry92, Bry95]), and advances
in work on SAT solver technologies (see e.g. [LS01, MMM+01, Sht00, Sht01, SS96, SS99]) have
made BMC a key technology to quality assurance in modern industrial hardware development
processes, as is surveyed in [SS00]. The majority of today’s most powerful industrial hardware
verification tools is based upon multi-engine concepts of the above-mentioned technologies.
However, the SAT problem is known to be NP-complete, and design sizes are ever increasing.
Nowadays, digital circuit designs frequently contain up to several million transistors. Verification
of such large designs becomes more and more difficult, time-consuming and expensive. Formal
verification methods are pushed to their limits, and verification tasks often cannot be completed
due to design sizes and complexity issues, or simply cannot be executed because of resource
limitations of today’s computing machinery. Reducing runtimes and the amount of memory
needed for computations is the priority objective in order to match today’s sizes of real world
designs in hardware verification. At the same time, ever improving verification techniques are
required.
In this thesis a specific type of Bounded Model Checking problems is considered, and a new
one-to-one abstraction technique for formal hardware verification of digital circuits is presented.
The proposed abstraction technique exploits high-level design information in order to reduce the
sizes of the BMC problems and thus to speed up the runtimes of SAT and BDD based hardware
verification.
1.1 High-Level Information
Verification techniques for Bounded Model Checking of digital hardware are usually based on bit-
level methods and bit-level formalisms (see [BCC+99, BCRZ01, SS00]). All variables occurring
in a BMC problem are Boolean variables, representing single-bit signals of the circuit design.
Circuit functionality is described by Boolean logic operations, and the verification task is solved
in the Boolean domain. However, hardware designers normally specify digital circuits on a higher
level of design abstraction, called Word-Level or Register-Transfer-Level (RTL). On this level of
abstraction, collections of one-bit signals are grouped into semantic units (words, registers) with
respect to circuit functionality. High-level data structures, like for example multi-bit signals,
and high-level operators (i.e. operational units on high-level data structures) are available to
describe circuit functionality.
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Industrial design specifications are written in Hardware Description Languages (HDLs), like
VHDL or Verilog, which allow to conceptualize the control flow and data flow of digital circuits
on word-level. HDLs support common word-level data types (like for example registers), word-
level data structures (like for example arrays and busses) and typical high-level operations
performed in digital hardware, like for example shifting, addition and multiplication. A variety
of standard tools is used in the design flow which read and further process HDL source code,
like tools for simulation, timing analysis and physical layout. For verification purposes, HDL
circuit design specifications must be transformed (synthesis) into bit-level models (e.g. Boolean
formulae) before BMC techniques can be applied.
ASIC designs generally consist of hierarchies of building blocks. Often, designs, like for example
ALUs, memory arrays or bus interfaces, have very regular structures that can easily be described
on a higher level of abstraction. Likewise, higher levels of design abstraction allow an easy
recognition of those structures. Complex structural information can conveniently be deduced
from high-level specifications, whereas bit-level descriptions lack adequate means to syntactically
reflect semantic information on such structural regularities. RTL specifications of digital circuits
explicitly contain structural information which can be exploited to simplify hardware verification.
This type of high-level information is not available in plain bit-level descriptions and cannot be
utilized by verification tools if verification procedures operate on the basis of bit-level descriptions
only. The information is lost during the transformation of RTL specifications into bit-level
models while synthesis.
Recently, several approaches to formal circuit verification have been proposed which are based
on RTL specification formalisms and which make use of structural high-level information. Ex-
amples are high-level verification techniques, likeWord-Level Decision Diagrams (see e.g. [BC94,
DBR97, CKRZ01, HD99, AH97, WAH01, Dre00]), Integer Linear Programming (e.g. [FDK98,
BD02, ZKCR01, ZKC01]), Symmetry Reductions (e.g. [CEJS98, ET99]) and Term Rewriting
(e.g. [DJ90]), to survey only a few. Other promising approaches to enhance the capabilities of
existing formal verification tools are based on Uninterpreted Functions (see e.g. [BGV99, VB99,
VB98, HIKB96, PRSS99]) or on Automated Abstraction Techniques (see e.g. [Joh01a, CGL92]).
1.2 Objectives of this Thesis
This thesis proposes a new word-level abstraction technique which speeds up property checking
of digital hardware by reducing design sizes before verification. The proposed technique was first
presented in [Joh01a]. Further details were presented in [Joh01b, Joh01c, JD01] and [JD02a,
JD02b]. The technique exploits structural high-level information in RTL circuit specifications
and automatically scales down the width of data path signals with respect to the property which
is to be verified while trying to achieve a maximum degree of scaling.
1.2.1 Scaling Down Design Sizes by Signal Width Reduction
The core functionality of this approach is based on a simple and straightforward idea. High-level
design specifications of digital circuits contain the structural information on how single bits are
arranged to represent word-level signals and which individual bits belong to the same word-level
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signal. The information about the widths of data path signals and about word-level data flow
is available and can be exploited. Under specific conditions, it is possible to replace an n-bit
data path of a circuit design by an m-bit data path, with m < n, and then to use the scaled
and smaller version of the design for verification instead of the original one without altering
verification results.
By now, data path scaling is a classical means for attacking the state space explosion problem.
Reduction of data path widths is typically tried if verification of an ASIC which includes an n-bit
data path takes too long or cannot be completed due to reasons of computational complexity, but
up to now this technique has lacked full automation and a clear methodology on a formal basis.
Still, many EDA companies today perform such reductions manually to speed up verification
runtimes. Data path scaling is done based on experience and intuition of the circuit designer,
very often without having the (formal) guarantee that the property which is considered and has
to be verified really is independent of the width of the data path and that the chosen amount of
scaling does not falsify verification results. Moreover, such manual modifications usually require
intensive rewriting of the HDL code as shrinking the width of a data path causes additional
side-effects. If, for example, a 32-bit bus is replaced by a bus of smaller width, say 16-bit, then
the width of each signal which accesses the bus by read or write operations must be scaled too.
Side-effects can go even farther if such a signal is the concatenation of several other smaller
signals. Consider a design where a 24-bit signal reads information from the 24 most-significant
bits of the bus while another 8-bit signal reads the 8 least-significant bits. At the outset, it is
not clear how reducing the bus-width to 16 bits affects the two signals which read from the bus
and how scaling has to be applied to them.
This thesis formalizes a new methodology which allows for a fully automated scaling of data path
widths. The proposed technique efficiently analyzes word-level data flow in RTL descriptions
with respect to a specified property. Designs are automatically scaled down by reducing signal
widths before property checking, while guaranteeing that the property holds for the scaled model
if and only if it holds for the original design. The reduced model of the circuit is used as input to
existing hardware verification methods instead of the original design, thus speeding up property
checking runtimes and allowing larger design sizes to be verified.
1.2.2 Minimum-Width Reductions of Bitvector Satisfiability Problems
The proposed abstraction technique is based on data flow specification by means of formal
bitvector theories (see e.g. [CMR96, MR98]). Bitvector theories have proven to be an adequate
means of describing digital hardware and related Bounded Model Checking problems at a higher
level of design abstraction. Bitvectors are array-like structures of finite width over a two-valued
domain, which can be used to model multi-bit circuit signals (see Chapter 3). Word-level data
flow and control flow aspects of digital designs can be characterized by bitvector equations (see
Chapter 5) in a way, such that design properties can be verified by determining satisfiability of
such equations. Several decision procedures have been investigated which determine satisfiability
or validity of bitvector equations, see e.g. [BDL96, BDL98, BP98, CMR96, CMR97, MR98,
Joh99]. However, either the expressiveness of the term languages and the bitvector theories
which are used is rather limited, or the performance of the decision procedures cannot compete
with SAT and BDD based property checking when applied to large real world circuit designs.
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This thesis proposes a different approach to deciding satisfiability of a system of bitvector equa-
tions. Instead of trying to directly solve the equations, the high-level information contained in
the bitvector terms is used to compute a second corresponding and equivalent system of bitvec-
tor equations for which then satisfiability is determined by using conventional SAT and BDD
based methods. Thus, a high-level abstraction technique for systems of bitvector equations is
established, which is characterized in the way that the SAT problem which is related to the
second system is smaller than the SAT problem related to the original system and therefore
generally can be decided much faster and with less effort (see Figure 1.1 for an illustration of
the basic concept).
Abstraction Mathematical Framework
RTL Design + Property
SAT BV Equations BvSAT
SAT’ BV Equations’ BvSAT′
ﬀ
?
?
-
ﬀ ﬀ
Figure 1.1: Basic Concept
One of the primary foci of this work is the investigation of satisfiability problems for an enhanced
theory of fixed-size bitvectors which allows to describe complete real world BMC problems on
RT-Level. We introduce the formal satisfiability problem BvSAT for bitvector functions and
bitvector disequalities, which was first presented in [Joh01c] and which is a generalization of the
SAT problem from Boolean variables to bitvectors of finite width (see Chapter 4). Satisfiability
of systems of bitvector equations can be reduced to satisfiability of instances of BvSAT (see
Chapter 6). The BvSAT problem constitutes the mathematical framework which we use to
study satisfiability of systems of bitvector equations. We investigate in detail how satisfiability
of BvSAT depends on the widths of the bitvector domains.
From the theoretical point of view, the main contribution of this thesis is a size reduction of
BvSAT problems by means of a formal one-to-one correspondence between given instances of
BvSAT and related instances over bitvector domains of smaller width. This correspondence
maps satisfiable instances onto smaller satisfiable instances, and unsatisfiable ones onto smaller
unsatisfiable instances. The correspondence is characterized by two theorems which prove cor-
rectness (i.e. the correspondence preserves satisfiability in a one-to-one fashion) and show opti-
mality of the reductions (i.e. the correspondence yields minimal bitvector widths, see Chapter 4).
The second contribution of this thesis is a high-level abstraction technique which utilizes the
results stated by this correspondence in order to reduce a system of equations over bitvectors of
certain widths into an equivalent system over bitvectors of smaller widths, while preserving sat-
isfiability of the equations in a one-to-one fashion. The reduction is based on symbolic analysis
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of word-level data flow and detection of uniform data dependencies. The proposed reduction
technique furthermore provides an efficient way to compute satisfying solutions of the original
system from satisfying solutions found for the reduced system.
Satisfiability of bitvector equations can be checked in the Boolean domain by transforming
systems of bitvector equations into Boolean formulae, i.e. into instances of propositional SAT,
and afterwards applying bit-level satisfiability checks, like SAT and BDD based procedures.
Thus, bitvector formalisms are ideally suited for combining BMC and high-level verification
techniques. The complexity of determining satisfiability of Boolean formulae generally depends
on the number of Boolean variables occurring in the formulae. When systems of bitvector
equations are transformed into SAT problems, Boolean variables are generated for each bit of
each bitvector variable. Thus, the complexity of checking satisfiability of systems of bitvector
equations directly depends on the overall number of bits of all input, internal and output signals
occurring in a design, i.e. on the sum of the widths of all bitvectors occurring in the equations.
As a consequence, width reductions can have a significant impact on the runtimes of satisfiability
checkers as can be seen in the sections on experimental results in Chapter 10.
1.2.3 One-To-One Abstraction to Speed Up Verification
From the practical point of view, the main contribution of this thesis is a new and fully automated
word-level abstraction technique, which operates as a preprocess for property checking of digital
hardware (see Chapter 2). The proposed method computes a one-to-one RTL abstraction of a
digital design in which the widths of word-level signals are reduced with respect to a property.
Given an RTL specification of a digital design and a property ϕ, a reduced RTL model is
generated in which each word-level signal x is replaced by a corresponding shrunken signal of
width mx ≤ n, where n denotes the original width of x . The proposed technique establishes a
one-to-one abstraction, i.e. ϕ holds for the original design if and only if ϕ holds for the reduced
model. False-negatives cannot occur.
Design and abstract model differ from each other only as far as signal widths are concerned.
Each mx is the minimum number of bits for x which is necessary and sufficient in order to
establish a one-to-one abstraction for ϕ and a reduced model of the abovementioned type. The
width of each signal in the abstract RTL model is minimal with respect to the design, the
property ϕ, and the abstraction technique we propose (i.e. by solely changing signal widths).
Furthermore, a post-processing of counterexamples is provided. If ϕ does not hold for the
abstract RTL, and if a verification tool returns a counterexample in terms of value assignments
to its input signals, then a counterexample for the original circuit is computed. The verification
task itself is completely carried out on the scaled-down version of the design. If the property
fails, then counterexamples for the original design are computed from counterexamples found
on the reduced model (again see Chapter 2). The proposed method also strictly separates
the pre-/postprocessing of design and counterexample and the property checking process itself.
Thus, the approach is independent of the concrete realization of the property checker and can
be combined with a variety of property checking techniques and can easily be integrated into
existing verification flows. Moreover, if preprocessing yields that no reduction is possible for a
given design and a property, then abstract model and original design are identical. Thus, the
verification task itself is not impaired by using the proposed abstraction.
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Linear signal width reductions result in exponentially smaller state spaces. A linear reduction of
a signal’s width from n bits down tom bits, m < n, causes an exponential reduction of the size of
the induced state space from 2n down to 2m. Hence, the proposed abstraction to a great extent
can have influence on the runtimes of verification tools and can significantly speed up verification.
Furthermore, state space reductions allow larger design sizes to be verified. Experimental results
on large industrial circuits have demonstrated the applicability and efficiency of the proposed
method (see Chapter 10).
1.3 Annotated Table of Contents
The primary concern of this thesis is not hardware, but the proposal and formalization of a
new verification methodology which automatically scales data path widths. Only very little
knowledge about hardware is required as this work is not concerned with computer architecture
on transistor level. Hardware is only considered at the behavioral level, and verification is
always understood as functional verification. Throughout this thesis, the practical facets of the
proposed method are used to motivate and illustrate the presentation of the theoretical aspects
of this work. The remainder of this thesis comprises the following chapters:
Chapter 2 introduces the main aspects of Bounded Model Checking of digital circuits and
the verification framework which is considered in this thesis. A short overview on high-level
verification techniques is given, and the basic idea of signal width reductions is motivated.
Furthermore, it is explained how the proposed abstraction technique is incorporated into existing
standard BMC flows.
Chapter 3 gives a detailed introduction to the theory of fixed-size bitvectors and bitvector
functions which form the mathematical background of the proposed abstraction technique. As
a central item, the notion of bitwise bitvector functions is defined.
Chapter 4 introduces the formal satisfiability problem BvSAT for bitvector functions and
bitvector disequalities. The central aspect, how satisfiability of instances of BvSAT problems is
related to the width of the bitvector domains, is investigated in detail. A one-to-one correspon-
dence with respect to satisfiability of bitwise BvSAT problems of different widths is pinpointed,
and the fundamental theorems on width reductions are presented.
Chapter 5 defines bitvector terms and systems of bitvector equations, which provide a textual
representation of bitvector functions and BvSAT problems. Systems of bitvector equations are
used to represent the control flow and data flow of digital circuits and Bounded Model Checking
problems on word-level.
Chapters 6, 7, 8 and 9 contain the computational details of the proposed abstraction technique.
It is explained how satisfiability of a system of bitvector equations is reduced to satisfiability of
a collection of BvSAT problems by syntactical analysis of the bitvector terms, and it is shown
how the theoretical results on width reduction of Chapter 4 are applied to compute a modified
system of bitvector equations which is equivalent (with respect to satisfiability) to the initial
system and which represents a scaled RTL version of the original property checking problem.
Chapter 8 in detail presents the most crucial aspect of the proposed abstraction technique,
consisting of a separate handling of structural and dynamic data dependencies. This separation
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greatly improves the reduction results and the amount of scaling that can be achieved. It is
the reason why the proposed abstraction can effectually be applied to large real world circuit
designs and Bounded Model Checking problems.
Chapter 10 contains case studies and experimental results which have been achieved on in-
dustrial chip designs and which document the successful practical application of the proposed
method.
Chapter 11 concludes the thesis and considers some future directions of research.
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Chapter 2
High-Level Property Checking of
Digital Hardware
This chapter provides a detailed introduction to the hardware verification process and to the
property checking framework which is considered in this thesis. It shall provide guidance and
motivate the remaining chapters. The formal concepts of Bounded Model Checking and auto-
mated data path scaling are presented, and the idea of using high-level information to simplify
verification is motivated.
2.1 Bounded Model Checking
The problem of verifying that digital circuit behavior is in accordance with the intention of the
circuit designer is a problem of checking whether design behavior meets specific properties. The
behavior of digital circuit designs is described by the variation of the values of input, output and
internal signals over a period of time. Circuits which do not contain any data-storing components
(such as registers, latches or memories) are called combinational circuits. Otherwise, they are
called sequential circuits.
For functional simulation and verification, a discrete and linear model of time is used. Time is
modeled as an infinite countable sequence of discrete points t ∈ N of time which represent the
values of a global clock by which the timing of a circuit is determined. The period between two
points of time t and t+1 is called a clock cycle. The input-output behavior of sequential digital
circuit designs is formally described by Mealy automata. A Mealy automaton is a deterministic
finite state-machine M = (S, I,O, f, g) with a finite set S of states, a finite alphabet I of input
values, a finite set O of output values, a state-transition function f : I × S −→ S and an output
function g : I × S −→ O.
In this thesis, a circuit design is characterized by a finite collection~i = 〈i1, . . . , in〉 of input signals,
a finite collection ~o = 〈o1, . . . , om〉 of output signals, and a finite collection ~s = 〈s1, . . . , sp〉 of
state signals (or registers), where i1, . . . , in, o1, . . . , om and s1, . . . , sp are bit-valued variables
modeling the bits of the circuit signals. The sets of input values, output values, and of states
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are then given by I = {0, 1}n, O = {0, 1}m and S = {0, 1}p, and the functional behavior of
the circuit is given by two vector-valued Boolean functions f and g which characterize state-
transitions and output-values of the design for a single clock cycle. If ~i(t) = 〈it1, . . . , itn〉 are the
values of the input signals at some point of time t, and ~s(t) = 〈st1, . . . , stp〉 are the states of the
circuit registers at t, then the values ~o(t) = 〈ot1, . . . , otm〉 of the output signals at t are given by
~o(t) = f(~i(t), ~s(t) ) (2.1)
The next state values ~s′(t) = 〈s′t1, . . . , s′tp〉 of the registers at the end of the clock cycle are
determined by
~s′(t) = g(~i(t), ~s(t) ) (2.2)
The state space for all signals as a whole is finite; the collections~i, ~o, ~s of Boolean variables and
the two functions f , g are sufficient to completely specify the sequential functional behavior of
the design. Figure 2.1 gives a schematic illustration of a functional circuit specification.
Inputs
Register
Next−States
Outputs
States
Register
Figure 2.1: Functional Circuit Specification
A bounded temporal property defines an intended behavior of a design within a finite bounded
interval of time [t, t + c]. A bounded temporal property can be specified by a propositional
formula
ϕ( ~i(t), ~o(t), ~s(t), . . . ,~i(t+ c), ~o(t+ c), ~s(t+ c) ) (2.3)
over variables ~i(t), ~o(t), ~s(t), . . . ,~i(t + c), ~o(t + c), ~s(t + c) for the sequence of the circuit input,
output and state signals for all clock cycles of the considered window of time, where c ∈ N+ is
a constant and t is a free variable. Its semantics is given by a Boolean function
hϕ : ( {0, 1}n × {0, 1}m × {0, 1}p )c+1 −→ {0, 1} (2.4)
If hϕ evaluates to true, then we say that the property holds for the regarded sequence of valu-
ations of ~i, ~o and ~s at t, t + 1, t + 2, . . . , t + c, otherwise ϕ is said to fail. A schematic view of
bounded temporal properties is given in Figure 2.2.
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Figure 2.2: Bounded Temporal Property
Properties for Bounded Model Checking of digital circuits are usually specified in formal lan-
guages which describe propositional linear time logics over finite bounded intervals of time,
similar to formulae used in symbolic trajectory evaluation (see e.g. [SHS97]). Such languages
consist of bounded temporal operators and state expressions which can be augmented with time
points and specify relationships among the values of registers, input and output signals. In
practice, properties are often subdivided into an assumption part implying a commitment part:
Property ≡ Assumptions =⇒ Commitments
As a typical example consider:
assume: (during [t, t+4]: reset = 0) and
(at t: request = 1);
prove: (at t+3: acknowledge = 1) and
(at t+4: data = 11111111);
Hardware development is an error-prone process. It is likely that design specifications are not
completely met by early implementations. Bounded Model Checking is intended to be applied
already in early design stages in order to detect design errors as soon as possible. Instead of
trying to validate a property ϕ, BMC performs a check for faulty behavior of a given design
D (falsification of ϕ). Of interest is whether there exists a situation which contradicts ϕ, i.e.
a sequence of values for all circuit signals of D for each clock-cycle of [t, t + c] for which hϕ
evaluates to false. The functional behavior of D within the window of time which is specified by
ϕ depends on the sequence of values~i(t),~i(t+1),~i(t+2), . . . ,~i(t+c) of the input signals, on the
initial values ~s(t) of the states at the beginning of the time frame, and on the output function f
and the state-transition function g of D. A sequence ~i(t), ~o(t), ~s(t), . . . ,~i(t+ c), ~o(t+ c), ~s(t+ c)
of values of circuit input, output and state signals describes a behavior of D if equations (2.1)
and (2.2) and the next state relation
~s(t+ 1) = ~s′(t) (2.5)
hold for all clock cycles of [t, t+c]. This concept is called unrolling of the design and corresponds
to creating separate instances D0, . . . , Dc of the design D, one for each clock cycle, and then
linking state and next state signals according to (2.5).
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The initial property checking problem considers sequential design behavior. By unrolling the
design it is turned into a problem for a combinational circuit. Compare Figures 2.1 and 2.3 for
a visualization.
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Figure 2.3: Unrolling
Whether or not the property ϕ holds for D can be determined by substituting the design
specifications f and g into the negation of formula (2.3) according to equations (2.1), (2.2) and
(2.5) for each clock cycle t+ i within the specified interval of time. The result is a propositional
formula ϕˆ(~i(t),~i(t+1), . . . ,~i(t+c), ~s(t) ) in which only the state signals for the very first clock
cycle and all input signals are free variables. The semantics of ϕˆ is then given by the Boolean
function
hϕˆ : ( {0, 1}n )c+1 × {0, 1}p −→ {0, 1} (2.6)
which is defined by
hϕˆ( ~i(t),~i(t+ 1), . . . ,~i(t+ c), ~s(t) ) =
¬ hϕ( ~i(t), ~o(t), ~s(t), . . . , ~i(t+ c), ~o(t+ c), ~s(t+ c) )
∧ ~o(t) = f(~i(t), ~s(t) ) ∧ . . . ∧ ~o(t+ c) = f(~i(t+ c), ~s(t+ c) )
∧ ~s′(t) = g(~i(t), ~s(t) ) ∧ . . . ∧ ~s′(t+ c) = g(~i(t+ c), ~s(t+ c) )
∧ ~s(t+ 1) = ~s′(t) ∧ . . . ∧ ~s(t+ c) = ~s′(t+ c− 1)
The formula ϕˆ is unsatisfiable if for all bounded windows of time of length c and for initial
states ~s(t) and all input sequences ~i(t), . . . ,~i(t+ c) the property ϕ holds for the design. If ϕˆ is
satisfiable, then this is an indication that the circuit does not function in the way intended by
the designer. Satisfiability of ϕˆ corresponds to a violation of the property:
ϕˆ is satisfiable ⇐⇒ property ϕ does not hold for design D (2.7)
A satisfying solution of ϕˆ yields value assignments for the state registers in the initial clock cycle
t and a sequence of value assignments for all input signals in the clock cycles t to t + c. For
this initial state ~s(t) and the input sequence ~i(t),~i(t+1),~i(t+2), . . . ,~i(t+ c) a violation of the
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property occurs. A satisfying solution of ϕˆ is called a counterexample for ϕ and D, and we say
that property ϕ holds for D if ϕˆ is unsatisfiable. The question, whether or not ϕˆ is satisfiable, is
called a Bounded Model Checking Problem (see [BCC+99, BCCZ99, BCRZ01]). The schematic
relationship between design, property, unrolling and the Bounded Model Checking problem is
shown in Figure 2.4.
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. . . .
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Figure 2.4: Bounded Model Checking Problem
Falsification is the preferred technique to find design errors as fast and as early as possible.
Counterexamples yield assignments of values to the circuit inputs for which a violation of the
desired behavior, which is described by the property, can be observed. Circuit designers use
counterexamples for error-location and design debugging. If no counterexample exists, then the
property holds for the design:
design D has property ϕ ⇐⇒ ϕˆ is unsatisfiable (2.8)
On the technical side, there are two main approaches to checking satisfiability of ϕˆ in Bounded
Model Checking. In general, BDD techniques tend to prove unsatisfiability of ϕˆ more efficiently
than SAT based techniques. Unsatisfiability corresponds to functional equivalence of ϕˆ with a
constant false. In contrast to that, SAT solvers employ guided-search (see [St˚a95, DP60]) and
pruned search-space techniques and are better suited for quickly finding satisfying solutions of
ϕˆ (see [BCCZ99, CFF+01, Sht00, Sht01]). Some prominent SAT solvers are, for example, Chaff
(see [MMM+01]), SATO (see [Zha97]), Relsat (see [BS97]) and GRASP (see [Sil95, SS96, SS99]).
Another successful technique for quickly finding satisfying solutions is Automatic Test Pattern
Generation (ATPG), which is closely related to SAT techniques (see e.g. [HC00, Lar92, Che91,
GAK99, CGPR90, BRTF99, SS97]). The majority of today’s industrial hardware verification
tools for Bounded Model Checking rely on multi-engine concepts of SAT, ATPG and BDD
based techniques and try to partition the BMC problem in a divide-and-conquer approach into
smaller problems. Based on heuristics, these smaller instances then are either split up again
or tackled by BDD and SAT procedures. Computational limits depend on a tradeoff between
circuit complexity, complexity of the logic of the properties, and the number of clock cycles
specified in the property.
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2.2 The Property Checking Framework
The Bounded Model Checking framework which is considered in this thesis is illustrated in
Figure 2.5 and is characterized as follows.
Bounded Temporal Property (VHDL , Verilog)
Design Specification
Frontend
Verification Engine (SAT, BDD, ATPG, ...)
Satisfiability Check
Satisfiable?
NO YES
Property Checker
Bounded Model Checking Problem
Bit−Level Representation
Property holds Counterexample
Figure 2.5: Property Checking Flow
Initially, the formal specification of a bounded temporal property and the HDL source code
of a circuit design are read by a frontend which generates a bit-level representation of the
corresponding Bounded Model Checking problem. The bit-level representation is then handed
to a property checker, which determines satisfiability of the Bounded Model Checking problem
and either, if the Bounded Model Checking problem is not satisfiable, confirms that the property
holds, or, if the Bounded Model Checking problem is satisfiable, presents a counterexample in
terms of value-assignments to the input signals of the design. The counterexample is generated
from the satisfying solution that has been found and indicates a violation of the property.
2.3 Utilizing High-Level Information for Verification
Deciding satisfiability of Boolean formulae is known to be an NP-complete problem and has
been well investigated. A variety of decision procedures has been proposed, and especially SAT
procedures (see e.g. [Sil95]) have shown to be particularly useful in Bounded Model Checking
(see also [SS00]). However, these procedures operate on bit-level. The problem, whether or
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not a specific property holds for a circuit design, is solved in the Boolean domain. This means
that all variables occurring in the Bounded Model Checking problem are Boolean variables.
Each variable corresponds to a specific bit of one of the circuit signals. Yet, circuit designs are
usually given in terms of RTL specifications, and RTL specifications contain explicit structural
high-level information which is not contained in the Bounded Model Checking problem anymore
and thus cannot be used in the satisfiability checks. The standard property checking flow thus
includes a natural loss of structural information.
Frontend
Bounded Temporal Property (VHDL , Verilog)
Design Specification
Verification Engine (SAT, BDD, ATPG, ...)
Satisfiability Check
Satisfiable?
NO YES
Property Checker
Bounded Model Checking Problem
Bit−Level Representation
Property holds Counterexample
Information
Loss of
Information
Loss of
Figure 2.6: Word-Level Information vs. Bit-Level Information
Hardware description languages offer word-level data structures (e.g. multi-bit signals, arrays,
memories) as well as high-level operators to describe circuit functionality on RT-Level. Many cir-
cuit designs have very regular structures that can easily be described on this level of abstraction.
To give an example, consider addition of two 2-bit signals x [2] = 〈x1, x0〉, y [2] = 〈y1, y0〉, and a
1-bit carry-in c[1] = 〈c0〉. Sample bit-level equations describing the data path dependencies for
the result signal z [2] = 〈z1, z0〉 are:
z0 = ( (x0y0 ∨ x0y0) ∧ c0 ) ∨ ( (x0y0 ∨ x0y0) ∧ c0 )
c1 = x0y0 ∨ y0c0 ∨ c0x0
z1 = ( (x1y1 ∨ x1y1) ∧ c1 ) ∨ ( (x1y1 ∨ x0y1) ∧ c1 )
c2 = x1y1 ∨ y1c1 ∨ c1x1
(2.9)
The connotation that, for example, x1 and x0 resemble a 2-bit signal, is not visible on bit-level
and thus not visible to a bit-level satisfiability checker. Furthermore, it is rather difficult to
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conclude from (2.9) that a 2-bit adder is represented. Contrasting that, 2-bit addition can easily
be described on word-level by a single bitvector equation:
z [2] = x [2] + y [2] + c[1] (2.10)
Such a representation allows special high-level decision procedures (here for high-level arith-
metics, see e.g. [CZ95]) to be evoked by a verification tool. Several approaches to formal circuit
verification are known which are based on word-level formalisms and which make use of RTL
information. A selection of the most important ones is briefly surveyed in the following sec-
tions (see also [JD02b]). Several explanatory examples are given which illustrate that RTL and
bit-level contain different levels of structural information and which motivate how additional
word-level information can be used in order to simplify verification tasks for digital hardware.
2.3.1 Integer Linear Programming
One approach to RTL based verification is to treat arithmetic units by Integer Linear Program-
ming (ILP) methods (see e.g. [ZKCR01, FDK98, BD02]). Word-level arithmetic is transformed
into a linear program, i.e. a collection of arithmetic equations and inequalities over integer
valued variables.
Linear programs are solved in the integer domain by ILP solvers. Equation (2.10), for ex-
ample, can be transformed into the following ILP (note that solutions of Equation (2.11) and
Equation (2.10) have a one-to-one correspondence):
D = x+ y + c
D = 4 · d+ z
0 ≤ x < 4
0 ≤ y < 4
0 ≤ c < 2
0 ≤ z < 4
0 ≤ d
0 ≤ D
(2.11)
Integer Linear Programming is suitable for data path verification of arithmetic circuits but lacks
adequate modeling of the control path. Another drawback is that efficient ILP solvers often
restrict integers and thus data path signals to be words of fixed, machinery-dependent width,
e.g. 32 bits. Furthermore, bit-level addition and multiplication of n-bit signals in digital circuit
corresponds to modulo-arithmetic in the ring Zn and requires caution when generating the ILP
(cf. [ZKC01]). In the example given above, the second equation and all the inequalities are used
to model modulo-arithmetic on 2-bit bitvectors.
2.3.2 Rewriting
Term-rewriting techniques (see e.g. [BN98, DJ90]) can be used to simplify verification tasks.
RTL rewriting can utilize high-level information on operators, which is not present on bit-level.
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Let x [2],y [2] and z [2] be signals of 2-bit width, and consider checking if the following equation
(x [2] + y [2]) + z [2] = y [2] + (z [2] + x [2]) (2.12)
is satisfiable. Due to associativity and symmetry of addition, the left and right side of Equa-
tion (2.12) can be rewritten to
x [2] + y [2] + z [2] = x [2] + y [2] + z [2] (2.13)
and easily be recognized as a tautology. However, a sample bit-level representation of (2.12) is
a0 = (x0y0 ∨ x0y0)
c00 = x0y0
a1 = ( (x1y1 ∨ x1y1) ∧ c00 ) ∨ ( (x1y1 ∨ x1y1) ∧ c00 )
c01 = x1y1 ∨ y1c00 ∨ c00x0
b0 = ( (z0a0 ∨ z0a0) ∧ c01 ) ∨ ( (z0a0 ∨ z0a0) ∧ c01 )
c10 = z0a0 ∨ a0c01 ∨ c01z0
b1 = ( (z1a1 ∨ z1a1) ∧ c10 ) ∨ ( (z1a1 ∨ z1a1) ∧ c10 )
d0 = (z0x0 ∨ z0x0)
e00 = z0x0
d1 = ( (z1x1 ∨ z1x1) ∧ e00 ) ∨ ( (z1x1 ∨ z1x1) ∧ e00 )
e01 = z1x1 ∨ x1e00 ∨ e00z0
f0 = ( (y0d0 ∨ y0d0) ∧ e01 ) ∨ ( (y0d0 ∨ y0d0) ∧ e01 )
e10 = y0d0 ∨ d0e01 ∨ e01y0
f1 = ( (y1d1 ∨ y1d1) ∧ e10 ) ∨ ( (y1d1 ∨ y1d1) ∧ e10 )
b0 = f0
b1 = f1
(2.14)
introducing auxiliary variables for carry bits and for temporary results of the additions. Syntac-
tically deducing equality of 〈b1, b0〉 and 〈f1, f0〉 from (2.14) is far from being easy. Term rewriting
techniques are, for example, applied in proof systems which automatically deduce equality of
terms, and in preprocessors which simplify high-level expressions before other high-level verifi-
cation techniques are applied.
2.3.3 Symmetry Reductions
Another approach to exploit regular structures of high-level operators is to restrict the sizes of
signal domains by symmetry reduction. Symmetries, for instance, occur when operator argu-
ments are commutable. As an example, consider addition of 16-bit signals:
x [16] + y [16] = z [16] (2.15)
Both signals x [16] and y [16] are used symmetrically with respect to addition. Here, without loss of
generality, it is possible to assume x [16] ≤ y [16], because a satisfying solution of Equation (2.15)
exists if and only if a satisfying solution exists which additionally satisfies x [16] ≤ y [16]. Such
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additional constraint on x [16] and y [16] can help to significantly decrease the size of search spaces
in guided-search algorithms (cf. [Sil95]) as employed in most SAT procedures. Obviously, it is
impossible to automatically deduce such constraints from bit-level representations like (2.14).
For further details on symmetry reductions see e.g. [CEJS98, ET99, Bri01, CGLR96, ID93,
CFJ93].
2.3.4 Word-Level Decision Diagrams
For representation and manipulation of Boolean functions, Binary Decision Diagrams (BDDs)
have been proposed (see e.g. [Bry86, Bry92, Bry95]) and are used successfully in many indus-
trial verification tools. Several extensions of BDDs to the word-level have been suggested. These
approaches are based on Word-Level Decision Diagrams (WLDDs), which are graph-based rep-
resentations of functions that allow for the representation of functions with a Boolean range and
an integer domain (see e.g. [BC94, AH97, DBR97, HD98, HD99, Dre00, WAH01, CKRZ01]).
WLDDs have received a lot of attention, since based on these data structures for the first time
large arithmetic circuits, including multipliers, have been formally verified. But, in contrast to
BDDs, the manipulation algorithms can be more expensive and often have exponential worst-
case behavior.
2.3.5 Abstraction
Abstraction techniques (cf. e.g. [CGL92]) implement the following general approach. Instead
of directly solving a given verification problem P , a smaller or simpler instance P ′ := τ (P )
is computed in which information that is not relevant for solving the verification problem is
abstracted and which is then solved by conventional methods. Depending on the degree of
reduction or simplification between P and P ′, solving P ′ can possibly be done faster and might
require significantly less resources. It has to be ensured that computing P ′ from P preserves
certain criteria as far as solvability is concerned. In this context, an abstraction technique τ
is said to be one-to-one if, for all problem instances P , solvability of P ′ :=τ (P ) is related to
solvability of P in a one-to-one fashion, i.e. if the abstract problem is solvable if and only if the
original problem is solvable. Since we consider satisfiability problems, we have:
τ is a one-to-one abstraction: (P ′ satisfiable ⇐⇒ P satisfiable )
If the domains of abstract and original problem differ, then abstractions usually provide an
additional transformation τ which computes solutions of the original problem from solutions
found on the abstract problem instance, i.e. if s is a satisfying solution of P ′ := τ (P ), then
τ(s) yields a satisfying solution of P . Thus, solving the original problem can completely and
efficiently be replaced by solving the abstract problem instance, provided that the total amount
of time for computing the abstract instance and then solving it is still faster than solving the
original problem. For example, conversion of Boolean SAT formulae from CNF to DNF yields a
one-to-one abstraction with respect to satisfiability. As far as complexity is concerned, deciding
satisfiability of CNF formulae is NP-complete, whereas satisfiability of DNF formulae can be
determined in polynomial time. However, whether there exists an efficient computation of the
abstraction itself, is still an open problem which is equivalent to the P=NP problem.
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If an abstraction is not one-to-one, then for each solution s found for P ′, an additional consistency
check has to be performed which inspects if τ(s) indeed is a solution of P or not (a so-called false-
negative). Such an abstraction still might be of interest if establishing a one-to-one abstraction
is not possible, but finding solutions s of P ′ and performing the consistency check for τ(s) is fast.
In such a case, abstraction is usually combined with guided-search techniques on the solution
space of P ′. For each solution that is found, a consistency check is performed, and the search is
continued if this check fails. Yet, the amount of reduction of the problem size achieved by such
an abstraction must justify the additional costs for validating solutions found for the abstract
problem instance.
One-to-one abstractions are highly attractive in digital hardware verification because reduced or
simplified problem instances can significantly increase the performance of existing verification
tools. If the abstract problem instance is specified in the same formalism which is used for the
original problem, then one-to-one abstractions can easily be embedded in existing verification
flows without having to modify the underlying verification techniques. Additionally, abstrac-
tions which operate on RT-Level can incorporate and utilize all high-level information which is
available in the problem specification.
2.4 Scaling Down RT-Level Designs
The improvement of formal verification of digital hardware which is contributed by this thesis
consists of a high-level one-to-one abstraction technique which is used as a preprocessing step
in the hardware verification flow. The proposed method exploits structural high-level design
information and absorbs the informational gap between RTL and bit-level by establishing a
fully automated scaling of the design.
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Figure 2.7: Bit-Level Design Specification vs. Word-Level Design Specification
Figure 2.7 demonstrates one of the differences between high-level and bit-level specifications of
digital designs. The information which collections of single bits resemble high-level circuit signals
is present in RTL specifications, but is lost on bit-level. As a consequence, the specification of
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data flow on bit-level lacks this information, too. Data flow can only be specified in terms
of single-bit signals and Boolean logic gates, whereas on RT-Level the data paths of a design
are characterized by multi-bit busses and high-level operators and modules, as indicated in
Figure 2.8.
in . . . i2 i1
om . . . o2o1
sm
...
s2
s1
s′m
...
s′2
s′1
# ?
+
&
~i3 ~i2 ~i1
~o2 ~o1
~s2
~s1
~s ′2
~s ′1
Figure 2.8: Bit-Level Data Flow vs. Word-Level Data Flow
The proposed abstraction technique exploits high-level information on multi-bit signals and high-
level information on multi-bit data flow. In order to be able to do so, a prerequisite is to make
this type of information available in an intermediate preprocessing stage of the verification flow.
Therefore, in a first conceptual step, the conventional frontend is replaced by a new frontend
which, instead of a bit-level representation, generates an RTL representation of the Bounded
Model Checking problem in which the structural information on high-level data flow is preserved.
Then, in a successive step, this RTL representation is further processed and transformed into
the traditional bit-level representation, which is then handed to the property checker. The so
modified verification flow is shown in Figure 2.9.
Up to this point, high-level information was only contained in the formal specification of the
bounded temporal property and in the HDL design specification (cf. again Figure 2.6). Now,
this information is combined and made available in a high-level representation of the Bounded
Model Checking problem. Note that the loss of information is still inherent in the modified
verification flow. It is deferred and now occurs in the newly introduced transformation step.
In this thesis, Bounded Model Checking problems are represented on RT-Level by formal systems
of bitvector equations. For a given design D and a formal property ϕ the new frontend synthe-
sizes a system E of bitvector equations such that the corresponding Bounded Model Checking
problem ϕˆ is satisfiable if and only if E is satisfiable, i.e.
E is satisfiable ⇐⇒ property ϕ does not hold for design D (2.16)
Bitvector terms, bitvector equations and systems of bitvector equations are introduced in detail
in Chapter 5.
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Figure 2.9: Modified Property Checking Flow
Bitvector variables of E correspond to multi-bit circuit signals of D. Each signal and each
bitvector variable x has a fixed width n ∈ N+ (which usually is annotated as a subscript in
square brackets) and takes bitvectors of respective length as values. The later transformation of
E into a bit-level representation of the Bounded Model Checking problem generates one bit-level
variable for each bit of a bitvector variable. Thus satisfying solutions of E directly correspond to
satisfying solutions of ϕˆ and vice versa, and yield counterexamples for ϕ and D (see Figure 2.9).
The proposed abstraction technique establishes a preprocessing step. The system E of bitvector
equations is taken and analyzed, and a second system E′ is computed which is then used for
property checking instead of the original system E. The system E′ is generated by replacing
each word-level signal x of E by a corresponding shrunken signal of width m ≤ n (where n
denotes the original width of x ).
. . .
Reduced Signals
. . .
Word−Level Signals
x [n1]
y [n2]
z [n3]
x [m1]
y [m2]
z [m3]
Figure 2.10: Basic Abstraction Technique
The original system E and the abstract model E′ differ from each other only as far as signal
widths are concerned. All other data flow aspects, like for example operators or term structure,
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Figure 2.11: Reducing Systems of Word-Level Equations
are not changed (see Figure 2.11), and the proposed method computes the reduced widths such
that satisfiability is strictly preserved, i.e.
E is satisfiable ⇐⇒ E′ is satisfiable (2.17)
The width of each signal in the abstract model is the minimum width which is necessary and
sufficient in order to establish a one-to-one abstraction with respect to design, property, and the
proposed reduction (E′ differing from E only by reduced variable widths). The reduced system
E′ then corresponds to a scaled version of the original design D, and scaling is understood in
terms of strictly preserving the general data flow of D except for a reduction of the widths of
the data paths, as illustrated in Figure 2.12.
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Figure 2.12: Original and Scaled Design
The amount of reduction that can be achieved is determined with respect to the circuit property
that is to be verified. The scaled version of the design is then used for verification instead of the
original one, and (2.17) yields:
the property holds for the original design ⇐⇒ the property holds for the scaled design
If the property does not hold, then, considering the modified verification flow, the counterex-
ample which is returned by the property checker is a counterexample for the scaled version of
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the design. The abstraction technique which is presented in this thesis adds an additional post-
processing step to the verification flow. In this step, the reduced counterexample is taken and
a counterexample for the original design is generated. The proposed reduction technique pro-
vides an easy generation of satisfying solutions of E from satisfying solutions of E′. Figure 2.13
illustrates how the proposed abstraction technique is integrated in the verification flow.
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Figure 2.13: Property Checking Flow with High-Level Abstraction
The process of scaling down signal widths is separated into two subsequent phases. First, the
coarsest granularity of each word-level signal is computed as determined by the structural data
dependencies of E. A granularity is a separation of a signal into several contiguous parts which
indicate the coarsest possible subsumptions of individual bits of the signal which are processed on
the same data path. Details are given in Chapter 6 (see also Example 2.3). Then, for each such
part, the necessary minimum width is computed which guarantees that satisfiability of E and
E′ correspond to each other in a one-to-one fashion. This will be further explained in Chapter 4.
According to these computed minimum widths, the reduced width for the corresponding signal
is reassembled. The basic concept of this technique is shown in Figure 2.14 (see also Chapter 9).
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Figure 2.14: Signal Width Reduction
The bit-level representation of the Bounded Model Checking problem which is generated from the
RTL representation contains bit-level variables for each bit of each word-level signal. Depending
on the degree of reduction of the signal widths during scaling, the bit-level representation can
contain significantly less variables when the abstract RTL model is used (see Figure 2.15).
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Figure 2.15: Speeding Up Property Checking by Automated Data Path Scaling
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The effect is a reduction of the sizes of the Bounded Model Checking problems which have to
be handled by the property checker. This aspect coincides with a speed-up of the verification
runtimes. Thus, although property checking is still done on bit-level, this verification approach
indirectly uses and benefits from high-level information. Another advantage is that no mod-
ifications have to be applied to the property checker; the proposed abstraction can easily be
integrated into existing flows (see also [JD01, JD02a] for an overview).
2.5 Signal Width Reduction
Systems of bitvector equations can be used to describe data flow and control flow aspects of
a digital circuit on word-level (bitvector terms and bitvector equations are formally defined
in Chapter 5). Design properties can be verified by checking satisfiability of such equations.
The high-level information about which individual bits belong to the same multi-bit high-level
signal and the high-level information about how single bits are grouped and ordered within these
signals is explicitly contained in the equations. In the following introductory examples the basic
idea for using this information to reduce computational complexity of satisfiability checks of
bitvector equations is illustrated.
Example 2.1 (Uniform Data Dependencies) Determining if bitwise Boolean conjunction
of two word-level signals of width 8, denoted by x [8] and y [8], can evaluate to the 8-bit zero
vector can be done by checking if the following bitvector equation
x [8] and y [8] = 00000000 (2.18)
is satisfiable, where and denotes bitwise Boolean conjunction. Equation (2.18) specifies func-
tional data dependencies between x [8] and y [8], and satisfiability of (2.18) is characterized by
satisfiability of the following corresponding bit-level formula
(x0 and y0 = 0) ∧ (x1 and y1 = 0) ∧ . . . ∧ (x7 and y7 = 0) (2.19)
involving 16 Boolean variables and 8 bit-level equations. Obviously, it is not necessary to solve all
8 equations of (2.19) separately because bit-positions 0–7 of x [8] and y [8] are treated uniformly,
i.e. the data dependencies for x0, y0 to x7, y7 are the same except for index numbering. Let x ′[1]
and y ′[1] denote two new word-level signals of width 1, derived from the variables of (2.18). It
is sufficient to check if
x ′[1] and y ′[1] = 0 (2.20)
is satisfiable as (2.18) is satisfiable if and only if (2.20) is satisfiable. Furthermore, a satisfying
solution of (2.18) can be obtained from a satisfying solution of (2.20) by copying the values of
x ′[1] and y ′[1] into all bit positions of the corresponding signals of (2.18). For example, x ′[1] = 0
and y ′[1] = 1 yields x [8] = 00000000 and y [8] = 11111111. 
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In Example 2.1, both signals x [8] and y [8] have uniform data dependencies and can be reduced to
a width of one bit. Uniform data dependencies are formally introduced in Section 3.4 and form
the basis of the width reduction technique, as explained in Chapter 4. In general, the possible
amount of reduction depends on structural and dynamical data dependencies as well, and the
data flow of a signal must be analyzed for all equations of a given system of bitvector equations.
Reduction depends on the data dependencies imposed by the conjunction of all equations. Thus,
even if uniform data flow exists for specific signals in one equation, other equations can be the
reason that reduction to only 1-bit width might not preserve satisfiability in a one-to-one fashion.
Example 2.2 (Dynamical Data Dependencies) Let x [8], y [8] and z [8] be signals of 8-bit
width for which uniform data dependencies exist. Consider a system of bitvector equations
which additionally contains equations involving the following expressions:
. . . = if (x [8] = y [8]) then . . . else . . .
. . . = if (y [8] = z [8]) then . . . else . . .
. . . = if (z [8] = x [8]) then . . . else . . .
(2.21)
A satisfying solution of (2.21) might only exist if the values of x [8],y [8], z [8] are mutually dif-
ferent, i.e.
x [8] 6= y [8] ∧ y [8] 6= z [8] ∧ z [8] 6= x [8] . (2.22)
Then, reduction to only one bit width is not possible, because
x ′[1] 6= y ′[1] ∧ y ′[1] 6= z ′[1] ∧ z ′[1] 6= x ′[1] (2.23)
is not satisfiable, while (2.22) is. Instead the following holds:
x [m] 6= y [m] ∧ y [m] 6= z [m] ∧ z [m] 6= x [m] (2.24)
is satisfiable for all m ≥ 2, and at the same time 2 is the minimum value for m for which
(2.22) satisfiable ⇐⇒ (2.24) satisfiable
holds. Therefore, satisfiability of (2.21) can be preserved by choosing reduced bitvectors of
width 2. But, even if instead of (2.22) a solution of (2.21) just requires the weaker condition
x [8] 6= y [8] ∧ y [8] 6= z [8] (2.25)
a reduction to 1-bit width still might not work, although x ′[1] 6= y ′[1] ∧ y ′[1] 6= z ′[1] is satisfiable.
The reason is that further equations of (2.21) can impose additional uniform data dependencies
between x [8],y [8], z [8]. For example, consider the additional equation
11111111 = (x [8] and y [8] and neg(z [8]) ) or ( neg(x [8]) and y [8] and z [8] ) (2.26)
The conjunction of (2.25) and (2.26) is satisfiable for bitvectors of width 8, but the corresponding
problem in which variables are reduced to 1-bit width is unsatisfiable. Instead, satisfiability again
is preserved when reduced bitvectors of width 2 are chosen. 
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Dynamical data dependencies are thoroughly investigated in Chapter 8. Another important
aspect of bitvector equations is that data dependencies can exist between complete word-level
signals or only between certain bits. Typically, different data dependencies exist for different
chunks of a variable. Variables can always be partitioned into contiguous parts in which all bits
are treated uniformly with respect to data dependencies (this is further explained in Chapters 6).
Example 2.3 (Structural Data Dependencies) Let x [8],y [8] and z [8] be bitvector variables
of width 8, and let a [2], b [6] be bitvector variables of width 2 and 6. Let ⊗ denote concatenation
of bitvectors, and consider the following system E of bitvector equations:
E
{
x [8] and y [8] = z [8]
x [8] = a [2] ⊗ b [6] (2.27)
The first equation specifies uniform data dependencies for x [8],y [8], z [8], but the second one
imposes different structural dependencies for the upper two and the lower six bits of x [8]. E can
be decomposed into two disjoint independent systems E1 and E2 of bitvector equations,
E1
{
x [8][7, 6] and y [8][7, 6] = z [8][7, 6]
x [8][7, 6] = a [2]
E2
{
x [8][5, 0] and y [8][5, 0] = z [8][5, 0]
x [8][5, 0] = b [6]
(2.28)
such that the set of satisfying solutions of E is the same as the set of satisfying solutions of the
conjunction of E1 and E2, i.e. E is satisfiable if and only if E1 ∧E2 is satisfiable. Furthermore,
all data dependencies in E1 and in E2 are uniform. Satisfiability of (2.28) then can be reduced
to satisfiability of:
E′1
{
x ′[1] and y ′[1] = z ′[1]
x ′[1] = a ′[1]
E′2
{
x ′′[1] and y ′′[1] = z ′′[1]
x ′′[1] = b′′[1]
(2.29)
and from (2.29) we can recompose
E′
{
x ′′′[2] and y ′′′[2] = z ′′′[2]
x ′′′[2] = a ′′′[1] ⊗ b′′′[1] (2.30)
where (2.30) is satisfiable if and only if (2.27) is satisfiable, and where a ′′′[1] relates to a [2],
b′′′[1] relates to b [6], x ′′′[2][1, 1] relates to x [8][7, 6], and x ′′′[2][0, 0] to x [8][5, 0], and so on. To
obtain a solution of (2.27), signed extension is done separately for related chunks according to
the prior decomposition, for example a ′′′[1] = 0, b′′′[1] = 1, x ′′′[2] = 01, y ′′′[2] = 11, z ′′′[2] = 01,
yields a [2]=00, b [6]=111111, x [8]=00111111, y [8]=11111111, z [8]=00111111. 
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In the following chapters, we will now formally define bitvectors and standard high-level op-
erations on bitvectors (Chapter 3). The formal satisfiability problem BvSAT for bitvectors of
fixed-width is introduced (Chapter 4), constituting the mathematical framework which is used
to characterize satisfiability of systems of bitvector equations (Chapter 5). We prove that satisfi-
ability of pure uniform data dependencies can always be described using only single-bit bitvector
variables, as seen in Example 2.1. This is done by a general investigation of how satisfiability
of specific BvSAT problems can be reduced to satisfiability of BvSAT problems over bitvector
domains of smaller width (Chapter 4). The results of this investigation are used to establish a
one-to-one abstraction technique for systems of bitvector equations. We show (Chapters 6 and 7)
how a reduced width for each bitvector variable occurring in a system of equations is computed
(cf. Figure 2.14), taking into account all structural (Chapter 6) and dynamical (Chapter 8) data
dependencies, as illustrated in Examples 2.3 and 2.2. We furthermore show how a correspond-
ing system of bitvector equations is generated with respect to these computed bitvector widths
(Chapter 9).
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Chapter 3
Fixed-Size Bitvectors and
Bitvector Functions
In this chapter, the formal framework of the proposed abstraction technique is introduced. The
following sections comprise fundamental definitions and preliminaries. The basic terminology
which is used throughout this thesis is presented. As a first step, the notion of fixed-size bitvec-
tors is addressed. Fixed-size bitvectors are the primal data type which is used for modeling
circuit signals of digital hardware on Register-Transfer-Level (RTL). Section 3.1 explains the
mathematical background and shows how values of circuit signals are represented by bitvectors.
As a second step, section 3.2 introduces bitvector functions. Bitvector functions are mathemat-
ical objects which are used to formally describe the input-output behavior of digital circuits.
Bitvector functions can be employed as functional specifications of RTL operators and RTL data
flow between circuit units. In Section 3.3, a standard selection of important RTL operators is
presented. Sections 3.4 and 3.5 deal with a special sub-class of bitvector functions, called bitwise
bitvector functions, which provide an adequate way to characterize uniform data flow aspects of
RTL operators upon which the provided abstraction technique is based.
3.1 Fixed-Size Bitvectors
Fixed-Size bitvectors are a special case of common array-like data structures which hold elements
of a two-valued domain. The vector elements are called bits, and the possible values for bits are
represented by zero and one.
Definition 3.1 (Bitvalues) Let B := {0, 1} denote the set of bitvalues 0 and 1. 
For each v ∈ B, let v denote the opposite (inverted) bitvalue, i.e. 0 := 1 and 1 := 0. Bitvectors
are finite vectors of bits. The width of a bitvector is constrained to be a positive natural number,
bitvectors of width 0 are excluded. Furthermore, a linear ordering on the positions of the vector
elements is assumed. Let N+ denote the set of positive natural numbers, i.e. the set N>0 of
natural numbers greater than zero.
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Definition 3.2 (Fixed-Size Bitvectors) Let n ∈ N+. A bitvector of width n is a vector
element 〈vn−1, . . . , v1, v0〉 ∈ Bn, consisting of n individual bits which are indexed from right
to left, starting with index position 0. 
If 〈vn−1, . . . , v0〉 is a bitvector of width n ∈ N+, then vn−1 is called the most significant bit and
v0 is called the least significant bit.
︸ ︷︷ ︸
〈v7, . . . , v1, v0〉
v7 v6 v5 v4 v3 v2 v1 v0
Figure 3.1: Illustration of Fixed-Size Bitvectors
Fixed-size bitvectors are the primal data type which is used throughout this thesis. For each
n ∈ N+, let the set of fixed-size bitvectors of width n be denoted by:
B[n] := B× . . .× B︸ ︷︷ ︸
n
The set of all bitvectors of finite width is denoted by:
B[∗] :=
⋃
n ∈ N+
B[n]
We define a special kind of typed variables, called bitvector variables, which will be used to
represent fixed-size bitvectors. Each bitvector variable can only take bitvectors of a fixed specific
width as values. The type of a bitvector variable indicates the width of the bitvectors which
can be taken as values. The type is determined by a fixed (but arbitrary) well-known positive
natural number n ∈ N+, which is annotated to the variable as a lower index in square brackets.
Definition 3.3 (Bitvector Variables) Let n ∈ N+. A bitvector variable of width n is
a typed variable x [n] representing fixed-size bitvectors of width n. 
Bitvector variables will be denoted by bold face characters. We will write x [n][i] to refer to the
value vi of the ith bit of a bitvector x [n] ∈ B[n] with x [n] = 〈vn−1, . . . , v1, v0〉.
Note: We explicitly allow usage of the same symbol (name) for bitvector variables of different
widths. If n,m ∈ N+ with n 6= m, then x [n] and x [m] denote different bitvector variables!
However, we will not make use of this unless we want to reflect a semantic correspondence
between the values of x [m] and x [n] by syntactical similarity.
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Bitvector constants 〈vn−1, . . . , v2, v1, v0〉 ∈ B[n] for n ∈ N+ are denoted as binary strings
vn−1 . . . v2v1v0 of 0’s and 1’s. The following abbreviations are defined:
0[n] := 000 . . . 0︸ ︷︷ ︸
n
−1[n] := 111 . . . 1︸ ︷︷ ︸
n
1[n] := 00 . . . 0︸ ︷︷ ︸
n−1
1
The notation of bitvector constants resembles the notation of binary numbers, encoded with the
least significant bit on the right. In general, there are several ways to interprete bitvectors as
natural numbers and several ways to represent natural numbers by bitvectors. For the purpose
of this thesis, we define the following conversion function which constitutes how bitvectors are
mapped onto natural numbers.
Definition 3.4 (Interpretation of Bitvectors as Natural Numbers) In order to in-
terprete fixed-size bitvectors as natural numbers let bv2nat : B[∗] −→ N be defined such
that for each n ∈ N+:
〈vn−1, . . . , v1, v0〉 ∈ B[n] 7→
n−1∑
i=0
2i · vi 
The representation relation induced by Definition 3.4 is one-to-many. Interpretation of a bitvec-
tor as a natural number is well-defined, but in general there exist different bitvectors which
represent the same natural number. Consider, for example, 1001 ∈ B[4] and 001001 ∈ B[6]
with bv2nat(1001) = 9 = bv2nat(001001). In such a case, the longer one of the two bitvectors
is a zero-extension of the shorter one. Yet, a natural number can uniquely be represented by
a bitvector, if additionally the width of the bitvector is specified. In the following, a general
encoding is defined which maps not only natural numbers, but arbitrary integers to bitvectors
of specified widths, thus allowing negative numbers to be represented as well.
Definition 3.5 (Encoding of Integers as Bitvectors) Let int2bv : Z × N+ −→ B[∗] be
defined such that
(d, n) 7→ 〈vn−1, . . . , v1, v0〉 ∈ B[n] with

n−1∑
i=0
2i · vi = d mod 2n if d ≥ 0
n−1∑
i=0
2i · vi = ( |d| mod 2n ) − 1 if d < 0
for all d ∈ Z and n ∈ N+, where ( . mod m) : N −→ { 0, . . . ,m − 1 } for m ∈ N+ with the
usual semantics. 
Encoding of integers as natural numbers is well-defined because representation of a natural
number d ∈ N as a binary number without leading zeros is unique. The value of d is mapped
onto a bitvector of width n ∈ N+ by modulus computation. For non-positive integers, int2bv
yields the binary complement on two.
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3.2 Bitvector Functions
A bitvector function is a function which maps tuples, consisting of a fixed number k ∈ N+ of
bitvectors, to bitvectors of a fixed width n ∈ N+. The number k is called the arity of the
bitvector function. The domain of a k-ary bitvector function is the ordered product space of k
sets of fixed-size bitvectors of specific widths n1, . . . , nk ∈ N+, and the range is the set of all
bitvectors of width n.
Definition 3.6 (Bitvector Functions) Let k ∈ N+. Let n ∈ N+ and let n1, . . . , nk ∈ N+.
A k-ary bitvector function on bitvectors of widths n1, . . . , nk is a function
F[n] : B[n1] × . . .× B[nk] −→ B[n] .
A bitvector function is said to be of width n if the range is B[n]. 
Bitvector functions will be denoted by upper-case calligraphic characters which take a lower
index in square brackets, indicating the width of the function similar to the chosen notation
of variables for fixed-size bitvectors. A bitvector function of width 1 for which additionally all
argument bitvectors are also of width 1 is called a Boolean function.
Definition 3.7 (Boolean Functions) Let k ∈ N+. A k-ary bitvector function
B[1] : B[1] × . . .× B[1]︸ ︷︷ ︸
k
−→ B[1]
of width 1 on bitvectors of width 1 is called a Boolean function. 
3.3 Bitvector Operators
Bitvector functions can be used as functional specifications of high-level operations on fixed-size
bitvectors. In this section, several families of bitvector functions are defined which constitute a
standard set of high-level operators on fixed-size bitvectors. First, we define concatenation of
fixed-size bitvectors.
Definition 3.8 (Concatenation) For m,n ∈ N+ let
⊗m,n : B[m] × B[n] −→ B[m+n]
be defined by
( 〈vm−1, . . . , v1, v0〉, 〈wn−1, . . . , w1, w0〉 ) 7→ 〈vm−1, . . . , v1, v0, wn−1, . . . , w1, w0〉
for all 〈vm−1, . . . , v1, v0〉 ∈ B[m] and 〈wn−1, . . . , w1, w0〉 ∈ B[n]. 
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Concatenation computes an ordered composition of two bitvectors. Concatenation is a non-
commutative operation. The result of the concatenation of two bitvectors x [8] ∈ B[8] of width 8
and y [4] ∈ B[4] of width 4 is illustrated in Figure 3.2.
︸ ︷︷ ︸
x [8]
︸ ︷︷ ︸
y [4]
⊗ = ︸ ︷︷ ︸
x [8]
︸ ︷︷ ︸
y [4]
Figure 3.2: Illustration of Concatenations
We use infix notation for concatenation, and operator indices are omitted whenever they are
obvious from the context, which is usually the case since bitvector variables are typed. For
example, we write
x [m] ⊗ y [n]
instead of
⊗m,n(x [m],y [n])
for bitvectors x [m] ∈ B[m] and y [n] ∈ B[n]. The operation which is reverse to concatenation of
bitvectors is called extraction.
Definition 3.9 (Extraction) For n ∈ N+ and j, i ∈ N with 0 ≤ i ≤ j < n we define
[j, i]n : B[n] −→ B[j−i+1]
with
〈vn−1, . . . , vj , . . . , vi, . . . , v0〉 7→ 〈vj , vj−1, . . . , vi+1, vi〉
for all 〈vn−1, . . . , v0〉 ∈ B[n]. 
Extraction selects a contiguous subrange of a bitvector, specified by a left and right index
delimiter. An example of extraction operations is given in Figure 3.3 below.
︸ ︷︷ ︸
x [16]
︸ ︷︷ ︸
x [16][8,3]
[8, 3] =
Figure 3.3: Illustration of Extractions
A contiguous subrange x [n][j, i] of a bitvector x [n] ∈ B[n] is also referred to as a chunk of x [n]
(see also Section 6.2).
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We use postfix notation for extraction, and indices are omitted whenever obvious from the
context, i.e. we write
x [n][j, i]
instead of
[j, i]n(x [n])
for a bitvector x [n] of width n. If both extraction delimiters i and j are equal, then extraction
coincides with projection to the ith bit. In that case, one delimiter is omitted and extractions
x [n][i, i] are abbreviated by x [n][i].
We now address Boolean operations on fixed-size bitvectors. Boolean operations on bitvectors
are defined as bitwise application of the respective Boolean connective on the single bits of the
argument bitvectors.
Definition 3.10 (Negation) For n ∈ N+ we define
negn : B[n] −→ B[n]
with
〈vn−1, . . . , v1, v0〉 7→ 〈vn−1, . . . , v1, v0〉
for all 〈vn−1, . . . , v0〉 ∈ B[n]. 
Negation is a unary operator which inverts each single bit of a bitvector. We use prefix notation
for negation, and indices are omitted whenever obvious from the context, e.g. we write
neg(x [n])
instead of
negn(x [n]) .
Further Boolean operations on bitvectors are defined with respect to the well-known binary
Boolean connectives and, or, xor, nand, nor and xnor.
Definition 3.11 (Bitwise Boolean Connectives) For n ∈ N+ and  ∈ {and, or, xor,
nand, nor, xnor} we define
n : B[n] × B[n] −→ B[n]
with
( 〈vn−1, . . . , v1, v0〉, 〈wn−1, . . . , w1, w0〉 ) 7→ 〈vn−1  wn−1, . . . , v1  w1, v0  w0〉
for all 〈vn−1, . . . , v1, v0〉 ∈ B[n] and 〈wn−1, . . . , w1, w0〉 ∈ B[n]. 
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The Boolean connective  is applied bitwise to each index position. The semantics of operation
of  ∈ {and, or, xor, nand, nor, xnor} on single bits is defined as usual. All bitwise Boolean oper-
ators on bitvectors are commutative, and we use infix notation for bitwise Boolean operations.
Operator indices are omitted whenever they are obvious from the context, i.e. we write
x [n] andy [n]
instead of
andn(x [n],y [n])
for bitvectors x [n] ∈ B[n] and y [n] ∈ B[n].
The next two operators are used to model dynamic data dependencies (see also Chapter 8).
Depending on the result of a dynamic comparison, a conditional selection of one bitvector out
of two bitvectors is performed. The if-equal-then-else operator selects depending on the equality
of its first two arguments.
Definition 3.12 (If-Equal-Then-Else) For m,n ∈ N+ let
ite=m,n : B[m] × B[m] × B[n] × B[n] −→ B[n]
be defined by
(a [m], b [m],x [n],y [n]) 7→
{
x [n] if a [m] = b [m]
y [n] if a [m] 6= b [m]
for all a [m], b [m] ∈ B[m] and x [n],y [n] ∈ B[n]. 
We use prefix notation for if-equal-then-else operations, and operator indices are omitted when-
ever obvious from the context. Furthermore, to provide a convenient notation, we will place
the equality operator within the conditional part of the ite operator, i.e. between the first two
arguments. For example, we will write
ite(a [m] = b [m],x [n],y [n])
instead of
ite=m,n(a [m], b [m],x [n],y [n])
for bitvectors a [m], b [m] ∈ B[m] and x [n],y [n] ∈ B[n]. Correspondingly, we define if-then-else
operators with strict comparison used in the conditional part.
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Definition 3.13 (If-Less-Then-Else) For m,n ∈ N+ let
ite<m,n : B[m] × B[m] × B[n] × B[n] −→ B[n]
be defined by
(a [m], b [m],x [n],y [n]) 7→
{
x [n] if bv2nat(a [m]) < bv2nat(b [m])
y [n] if bv2nat(a [m]) ≥ bv2nat(b [m])
for all a [m], b [m] ∈ B[m] and x [n],y [n] ∈ B[n]. 
For if-less-then-else operators, the conditional selection depends on strict comparison of the
first two operands. Bitvector values are interpreted as unsigned natural numbers. Again, prefix
notation is used, and operator indices are omitted whenever they can be derived from the context.
For example, we write
ite(a [m] < b [m],x [n],y [n])
instead of
ite<m,n(a [m], b [m],x [n],y [n])
for bitvectors a [m], b [m] ∈ B[m] and x [n],y [n] ∈ B[n].
Next, arithmetic operations on bitvectors are defined. We define bitvector arithmetics on bitvec-
tors of width n ∈ N+ according to ring arithmetics in the residue ring Z2n . Again, bitvector
values are interpreted as unsigned natural numbers.
Definition 3.14 (Bitvector Arithmetics) For each n ∈ N+ we define the following arith-
metic operations on bitvectors of width n:
n : B[n] × B[n] −→ B[n]n : B[n] × B[n] −→ B[n]n : B[n] × B[n] −→ B[n]
with n(x [n],y [n]) := int2bv( bv2nat(x [n]) + bv2nat(y [n]), n )n(x [n],y [n]) := int2bv( bv2nat(x [n]) − bv2nat(y [n]), n )n(x [n],y [n]) := int2bv( bv2nat(x [n]) · bv2nat(y [n]), n )
for all x [n],y [n] ∈ B[n]. 
The n operator performs n-bit addition, n the n-bit subtraction, and n describes n-bit
multiplication. All results are again bitvectors of width n. The n, n and n operators are
used to describe arithmetic operations as they are performed in digital hardware.
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We use infix notation for bitvector arithmetic, and indices are omitted whenever obvious from
the context, e.g. we write
x [n]  y [n]
instead of
n(x [n],y [n])
for bitvectors x [n] ∈ B[n] and y [n] ∈ B[n]. Note, that overflow bits of an n-bit operation can
be inspected by using concatenations for a prior extension of the argument values (cf. Defini-
tion 3.18), subsequent use of (n+ 1)-bit arithmetics, and then using extractions:
c[1] = ( (0[1] ⊗ x [n])n+1 (0[1] ⊗ y [n]) )[n]
The next two classes of bitvector operators are used to describe memory accesses in digital cir-
cuits. In Definition 3.9, extraction with constant range delimiters is defined, also called low-level
extraction. In the following, operators for high-level extractions and for high-level assignments
are defined, which can be used to model read and write accesses to arrays of memory cells.
Definition 3.15 (High-Level Read) For l,m, n ∈ N+ with l = 2m · n we define
readl,m,n : B[l] × B[m] −→ B[n]
such that for all array [l] ∈ B[l] and index [m] ∈ B[m]
readl,m,n(array [l], index [m]) := array [l][i+ n− 1, i]
with i := bv2nat(index [m]) · n. 
The read-operator selects a specific chunk of a bitvector, specified by an index parameter which
itself is a bitvector. The first operand is interpreted as an array of bitvector cells which are
numbered increasingly from right to left, starting with cell 0. The extraction index is determined
by the value of the second operand, interpreted as a natural number. An example is given in
Figure 3.4, illustrating high-level extraction from an array of 4 cells of 4-bit width.
( , ) =read
cell 3 cell 2 cell 1 cell 0 cell 2
︸ ︷︷ ︸
array [16]
︸︷︷︸
index [2]
1 0 ︸ ︷︷ ︸
array [16][11,8]
Figure 3.4: Illustration of Read Operations
For read operations, the high-level width of the array of bitvector cells, i.e. the number of cells,
is constrained to be a power of 2, determined by the width of the index bitvector. Thus read
operations are always well-defined and no index violations can occur.
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The complementary operation is described by the write-operator, which performs a high-level
assignment and can be used to model a write access to an array of memory cells.
Definition 3.16 (High-Level Write) Let l,m, n ∈ N+ such that l = 2m · n. For all
array [l] ∈ B[l], index [m] ∈ B[m] and value [n] ∈ B[n] let
writel,m,n : B[l] × B[m] × B[n] −→ B[l]
be defined by
writel,m,n(array [l], index [m], value [n]) := array ′[l]
with
array ′[l] =

array [l][l − 1, n]⊗ value [n] if i = 0
array [l][l − 1, i+ n]⊗ value [n] ⊗ array [l][i− 1, 0] if 0 < i < l − n
value [n] ⊗ array [l][l − n− 1, 0] if i = l − n
and i := bv2nat(index [m]) · n. 
Similar to read operations, the first argument of a write operation specifies an array of bitvector
cells, and the second argument specifies the high-level cell position. The result of a write
operation is the modified array of memory cells in which the specific cell which is referenced by
the index bitvector is replaced by the third argument, which is a bitvector of the same width as
the array cells, as it is exemplified in Figure 3.5.
( , , ) =write ︸ ︷︷ ︸
array [16]
cell 3 cell 2 cell 1 cell 0 cell 3 cell 2 cell 0
︸︷︷︸
index [2]
0 1 ︸ ︷︷ ︸
value [4]
︸ ︷︷ ︸
array [16][15,8]
︸ ︷︷ ︸
value [4]
︸ ︷︷ ︸
array [16][3,0]
Figure 3.5: Illustration of Write Operations
We use prefix notation for read and write operations, and indices are omitted whenever obvious
from the context, e.g. we write
read(array [l], index [m]) and write(array [l], index [m], value [n])
instead of
readl,m,n(array [l], index [m]) and writel,m,n(array [l], index [m], value [n])
for bitvectors array [l] ∈ B[l], index [m] ∈ B[m] and value [n] ∈ B[n] with l = 2m · n. Note that
the width n of the result bitvector of read operations is uniquely determined by the values of l
and m.
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We define three more operators which do not directly describe operations performed in digital
hardware and which are mainly used in formal reasoning and the formal proofs given in Chap-
ter 4. The first operator performs multiple concatenation of a bitvector with itself. Multiple
concatenation of the same bitvector is called repetition and defined as follows.
Definition 3.17 (Repeat) Let
repeat : B[∗] × N+ −→ B[∗]
be defined by
repeat(x [n], i) := x [n] ⊗ . . .⊗ x [n]︸ ︷︷ ︸
i
for all x [n] ∈ B[∗] and all i ∈ N+. 
For n, i ∈ N+ and x [n] ∈ B[n] the repeat-operator yields the i-fold concatenation of its argument
bitvector x [n], as shown in Figure 3.6 below.
(
, i
)
=repeat ︸ ︷︷ ︸
x [4]
︸ ︷︷ ︸
x [4]
︸ ︷︷ ︸
x [4]
︸ ︷︷ ︸
x [4]
i︷ ︸︸ ︷
⊗ ⊗ ⊗· · ·
Figure 3.6: Illustration of Repeat Operations
The signExt-operator computes a signed extension of the value of a bitvector. A bitvector
〈vm−1, . . . , v0〉 ∈ B[m] of width m ∈ N+ is extended to a bitvector 〈wn−1, . . . , w0〉 ∈ B[n] of width
n ∈ N+ with n > m by copying the value of the most significant bit vm−1 into all bits wi with
m ≤ i ≤ n− 1.
Definition 3.18 (Signed Extension) For m,n ∈ N+ with n > m we define
signExtm,n : B[m] −→ B[n]
such that
signExtm,n(x [m]) := repeat(x [m][m−1], n−m) ⊗ x [m]
for all x [m] ∈ B[m]. 
Signed extension of bitvectors is illustrated in Figure 3.7.
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( )
=signExt[12] ︸ ︷︷ ︸
x [8]
︸ ︷︷ ︸
x [8]
Figure 3.7: Illustration of Signed Extension
If the width m of the argument bitvector of a signed extension is obvious from the context, then
we rather write
signExt[n](x [m])
instead of
signExtm,n(x [m]).
for bitvectors x [m] ∈ B[m].
We conclude this section by defining the delta operator which indicates equality and disequality of
two bitvectors. Delta operations take two bitvectors of a width n ∈ N+ as arguments and return
either the m-bit one-vector or the m-bit zero-vector depending on whether the given argument
bitvectors are equal or not, where m ∈ N+ is an additional parameter of the operation.
Definition 3.19 (Delta Operator) For n,m ∈ N+ we define
δn,m : B[n] × B[n] −→ B[m]
such that
δn,m(x [n], y [n]) :=
{
1[m] if x [n] = y [n]
0[m] if x [n] 6= y [n]
for all x [n],y [n] ∈ B[n]. 
If the width n of the argument bitvectors of a δ-operation is obvious from the context, then we
rather write
δ[m](x [n],y [n])
instead of
δn,m(x [n],y [n])
for bitvectors x [n] ∈ B[n] and y [n] ∈ B[n].
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3.4 Bitwise Bitvector Functions
In this section, the notion of bitwise bitvector functions is defined. Bitwise bitvector functions
are a specific sub-class of bitvector functions which have strictly symmetric and uniform data
dependencies and a strictly symmetric and uniform data flow.
In general, bit-level data dependencies and bit-level data flow of an arbitrary bitvector function
F[n] : B[n1] × . . .× B[nk] −→ B[n] with k, n ∈ N+ and n1, . . . , nk ∈ N+ can be characterized by n
Boolean bitvector functions B 0[1], . . . ,B n−1[1] , where for each i ∈ {0, . . . , n− 1}
B i[1] : B[1] × . . .× B[1]︸ ︷︷ ︸
l
−→ B[1]
is of arity l :=
∑
j∈{1,...,k}
nj , and
F[n](x 1[n1], . . . ,x k[nk])[i] = B i[1]( x 1[n1][n1 − 1],x 1[n1][n1 − 2], . . . ,x 1[n1][1],x 1[n1][0],
x 2[n2][n2 − 1],x 2[n2][n2 − 2], . . . ,x 2[n2][1],x 2[n2][0],
. . . ,
x k[nk][nk − 1],x k[nk][nk − 2], . . . ,x k[nk][1],x k[nk][0] )
for all x 1[n1] ∈ B[n1], . . . ,x 1[nk] ∈ B[nk] and each i ∈ {0, . . . , n − 1}. In general, B i[1] does not
necessarily have to depend truly on all its arguments x i[ni][j], but only on a certain subset, as
illustrated in Figure 3.8 (the arrows are used to indicate functional dependencies between bits).
y [n] = F[n](x 1[n1], ... ,xk[nk])
xk[nk]
· · ·
x 2[n2]
x 1[n1]
B 0[1]B 1[1]B 2[1]. . .B n−1[1]
Figure 3.8: General Bit-Level Data Flow and Bit-Level Data Dependencies
A bitvector function F[n] of width n ∈ N+ is called bitwise if all argument bitvectors are also of
width n, that is F[n] : B[n]× . . .×B[n] −→ B[n], and if F[n] operates uniformly on all bit positions
of its arguments according to the same fixed Boolean function B[1].
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Definition 3.20 (Bitwise Bitvector Functions) Let n ∈ N+ and let k ∈ N+. Let fur-
thermore F[n] : B[n]×. . .×B[n] −→ B[n] be a k-ary bitvector function of width n on bitvectors of
width n. Then F[n] is a bitwise bitvector function if there exists a k-ary Boolean function
B[1] : B[1] × . . .× B[1] −→ B[1] such that for all x 1[n], . . . ,x k[n] ∈ B[n] and all i ∈ {0, . . . , n− 1}
we have
F[n](x 1[n], . . . ,x k[n])[i] = B[1](x 1[n][i], . . . ,x k[n][i]) .
B[1] is then called the characteristic Boolean function of F[n]. 
The bit-level data dependencies and the bit-level data flow of bitwise bitvector functions are
illustrated in Figure 3.9.
y [n] = F[n](x 1[n], ... ,xk[n])
xk[n]
· · ·
x 2[n]
x 1[n]
B[1]B[1]B[1]. . .B[1]
Figure 3.9: Uniform Data Flow and Uniform Data Dependencies
Note: If a bitvector function F[n] is bitwise, then the characteristic Boolean function B[1] of
F[n] is uniquely determined.
Example 3.21 (Bitwise Bitvector Functions) The bitvector operators introduced in Defi-
nitions 3.10 and 3.11 are bitwise bitvector functions. 
Example 3.22 (Bitwise Bitvector Functions) For all x [8],y [8], z [8] ∈ B[8] let the bitvector
function F[8] : B[8] × B[8] × B[8] −→ B[8] be defined by
F[8](x [8],y [8], z [8]) := (x [8] and y [8]) or z [8] ,
and for all a [1], b [1], c[1] ∈ B[1] let B[1] : B[1] × B[1] × B[1] −→ B[1] be defined by
B[1](a [1], b [1], c[1]) := (a [1] and b [1]) or c[1] .
Then F[8] is bitwise with characteristic Boolean function B[1]. 
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We close this section by examining certain closure properties of bitwise bitvector functions. We
show that bitwise bitvector functions are closed under negation and Boolean composition as
defined in Definition 3.10 and Definition 3.11.
Corollary 3.23 (Negation of Bitwise Bitvector Functions) Let n, k ∈ N+ and let F[n]
be a k-ary bitwise bitvector function of width n on bitvectors of width n. Let G[n] be the k-ary
bitvector function of width n on bitvectors of width n defined by
G[n](x 1[n], . . . ,x k[n]) := neg(F[n](x 1[n], . . . ,x k[n]) )
for all x 1[n], . . . ,x
k
[n] ∈ B[n]. Then G[n] is a bitwise bitvector function.
Proof: Let B[1] be the characteristic Boolean function of F[n]. Let D[1] be defined by
D[1](x 1[1], . . . ,x k[1]) := neg(B[1](x 1[1], . . . ,x k[1]) )
for all x 1[1], . . . ,x
k
[1] ∈ B[1]. Let i ∈ {0, . . . , n− 1} and x 1[n], . . . ,x k[n] ∈ B[n]. Then we have:
G[n](x 1[n], . . . ,x k[n])[i] = ( neg(F[n](x 1[n], . . . ,x k[n]) ) )[i]
= neg(F[n](x 1[n], . . . ,x k[n])[i] )
= neg(B[1](x 1[n][i], . . . ,x k[n][i]) )
= D[1](x 1[n][i], . . . ,x k[n][i])
i.e. G[n] is bitwise with characteristic Boolean function D[1]. 
Corollary 3.24 (Boolean Composition of Bitwise Bitvector Functions) Let k ∈N+
and let n ∈ N+. Let F1[n] and F2[n] be k-ary bitwise bitvector functions of width n on bitvectors
of width n. Let  ∈ {and, or, xor, nand, nor, xnor} and let G[n] be the k-ary bitvector function
of width n on bitvectors of width n defined by
G[n](x 1[n], . . . ,x k[n]) := F1[n](x 1[n], . . . ,x k[n])  F2[n](x 1[n], . . . ,x k[n])
for all x 1[n], . . . ,x
k
[n] ∈ B[n]. Then G[n] is a bitwise bitvector function.
Proof: Let B 1[1] be the characteristic Boolean function of F 1[n] and let B 2[1] be the characteristic
Boolean function of F 2[n]. Then B 1[1]  B 2[1], defined by
(B 1[1]  B 2[1])(x 1[1], . . . ,x k[1]) := B 1[1](x 1[1], . . . ,x k[1])  B 2[1](x 1[1], . . . ,x k[1])
for all x 1[1], . . . ,x
k
[1] ∈ B[1], is the characteristic Boolean bitvector function of F 1[n]  F 2[n], i.e.
the characteristic Boolean function of G[n]. 
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3.5 Corresponding Bitwise Bitvector Functions
If two k-ary bitwise bitvector functions F 1[n] and F 2[m] of different widths n ∈ N+ and m ∈ N+
have the same characteristic Boolean function, then F 1[n] and F 2[m] are called corresponding bitwise
bitvector functions, and this correspondence is denoted by F 1[n] ' F 2[m].
Definition 3.25 (Corresponding Bitwise Bitvector Functions) Let k ∈ N+ and let
m,n ∈ N+. Let F 1[n] be a k-ary bitwise bitvector function of width n on bitvector of width n,
and let F 2[m] be a k-ary bitwise bitvector function of width m on bitvectors of width m. Let
B 1[1] be the characteristic Boolean function of F 1[n], and let B 2[1] be the characteristic Boolean
function of F 2[m]. The correspondence relation ' for bitwise bitvector functions is defined
by
F 1[n] ' F 2[m] :⇐⇒ B 1[1] = B 2[1] .
If F 1[n] ' F 2[m], then F 1[n] and F 2[m] are referred to as corresponding bitwise bitvector
functions. 
Note: ' is reflexive, symmetric and transitive, i.e. ' defines an equivalence relation on the
class of all bitwise bitvector functions.
Example 3.26 (Corresponding Bitwise Bitvector Functions)Let F[n] be a bitwise bitvec-
tor function with characteristic Boolean function B[1]. Then F[n] ' B[1]. 
Example 3.27 (Corresponding Bitwise Bitvector Functions) For all x [8],y [8], z [8] ∈ B[8]
let F[8] : B[8] × B[8] × B[8] −→ B[8] be defined by
F[8](x [8],y [8], z [8]) := x [8] and (neg(y [8]) or z [8]) ,
and for all x [4],y [4], z [4] ∈ B[4] let G[4] : B[4] × B[4] × B[4] −→ B[4] be defined by
G[4](x [4],y [4], z [4]) := x [4] and neg(y [4] and neg(z [4])) .
Then F[8] and G[4] are bitwise bitvector functions with F[8] ' G[4]. 
Let F[n] be a k-ary bitwise bitvector function of width n ∈ N+. Then for each i ∈ N+ there
exists a uniquely determined corresponding bitwise bitvector function G[i] with F[n] ' G[i]. The
family (G[i])i∈N+ is then called a family of corresponding bitwise bitvector functions.
Definition 3.28 (Family of Corresponding Bitwise Bitvector Functions)Let k∈N+
and for each i ∈ N+ let F i[i] be a k-ary bitwise bitvector function of width i on bitvectors of
width i. Then F 1[1],F 2[2],F 3[3], . . . are called a family of corresponding bitwise bitvector
functions if there exists a characteristic k-ary Boolean function B[1] such that for all i ∈ N+
we have F i[i] ' B[1]. 
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If F 1[1],F 2[2],F 3[3], . . . is a family of corresponding bitwise bitvector functions, then the common
characteristic Boolean function is uniquely determined, and furthermore we have F i[i] ' F j[j] for
all i, j ∈ N+.
For convenience, throughout this thesis we agree upon the following notation for families of
corresponding bitwise bitvector functions: whenever we use the same identifier for two bitwise
bitvector functions of different widths, then both bitwise functions belong to the same family
of corresponding bitwise bitvector functions, i.e. if a bitwise bitvector function F[n] of width
n ∈ N+ is given, then F[m] denotes the corresponding bitwise bitvector function with F[n] ' F[m].
y [i] = F[i](x 1[i], ... ,xk[i])
xk[i]
· · ·
x 2[i]
x 1[i]
B[1]B[1]B[1]. . .B[1]
F[i]︷ ︸︸ ︷
· · ·
F[4]︷ ︸︸ ︷
F[3]︷ ︸︸ ︷
F[2]︷︸︸︷
F[1]
Figure 3.10: Family of Corresponding Bitwise Bitvector Functions (F[i])i∈N+
Figure 3.10 illustrates the concept of a family of corresponding bitwise bitvector functions and
exemplifies the chosen form of notation. Figure 3.10 can also be considered as an illustration of
the following example.
Example 3.29 (Corresponding Bitwise Bitvector Functions) For each i ∈ N+ let
F[i] : B[i] × . . .× B[i]︸ ︷︷ ︸
k
−→ B[i]
be defined by
F[i](x 1[i], . . . ,x k[i]) := x 1[i] or . . . or x k[i]
for all x 1[i], . . . ,x
k
[i] ∈ B[i]. Let B[1] := F[1]. Then (F[i])i∈N+ is a family of corresponding bitwise
bitvector functions with characteristic Boolean function B[1]. 
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Chapter 4
Reducing Bitvector Satisfiability
Problems
In this chapter, the satisfiability problem BvSAT for bitvector functions is introduced, which is
an adaptation of the well known SAT problem from the Boolean domain to the bitvector domain.
BvSAT addresses the question whether or not there exists a zero for a given bitvector function,
i.e. if a given bitvector function can evaluate to a zero-vector. We investigate satisfiability of
BvSAT problems for bitwise bitvector functions and characterize the set of satisfying solutions
of bitwise instances of BvSAT.
Further on, we introduce an augmented version of the BvSAT problem, extending the original
problem by a set of disequalities which imposes additional constraints on satisfying solutions.
Satisfiability of the extended problem is examined for bitwise bitvector functions, and a one-to-
one abstraction is presented which allows to reduce satisfiability of given bitwise instances of
BvSAT to satisfiability of corresponding instances over smaller bitvector domains by shrinking
the widths of the bitvectors. We show how satisfying solutions of the original problems can be
obtained from solutions of the smaller abstract problem instances, and vice versa. Moreover, we
prove that for bitwise bitvector functions the proposed abstraction yields the optimum amount
of reduction, i.e. the minimum bitvector width for which satisfiability of the corresponding
instances is preserved in a one-to-one fashion (for a summary see also [Joh01c]).
4.1 Preliminaries
Let n ∈ N+. According to Definition 3.2, a bitvector x [n] ∈ B[n] of width n is an ordered array
〈xn−1, . . . , x0〉 of n bits x0, . . . , xn−1 ∈ B. In the following, we will frequently consider arrays of
bitvectors, i.e. arrays where the array elements are bitvectors. Therefore, the following notion
and notation is defined:
Definition 4.1 (Arrays of Bitvectors) Let k ∈ N+ and n1, . . . , nk ∈ N+. A k-element
array of bitvectors is a k-tuple 〈x 1[n1], . . . ,x k[nk]〉 with x 1[n1] ∈ B[n1], . . . ,x k[nk] ∈ B[nk]. 
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In order to distinguish between arrays of bits (i.e. bitvectors) and arrays of bitvectors, arrays of
bitvectors are indicated by bold angled brackets. In case that all bitvectors which are grouped
inside an array are of the same width n ∈ N+, then such an array 〈x 1[n], . . . ,x k[n]〉 is called
a regular array of bitvectors of width n. A regular array of bitvectors can be considered as a
two-dimensional array of bits, and x 1[n], . . . ,x
k
[n] can be regarded as the rows of a k×n matrix,
where k is the number of bitvectors and n is the width of each bitvector.
x 1[n]
x 2[n]
x 3[n]
...
xk[n]
n− 1 . . . 0
D
D
D
D
D










D
D
D
D
D
︸ ︷︷ ︸
n

k
. . . . .
Figure 4.1: A Regular Array 〈x 1[n], . . . ,x k[n]〉 of Bitvectors of Width n
Two operators on regular arrays of bitvectors are defined, which are extraction and concate-
nation. Extraction and concatenation of regular arrays of bitvectors operate component-wise
on the array elements, and the result of both operations again is a regular array of bitvectors.
Concatenation is defined as follows:
Definition 4.2 (Concatenation of Arrays of Bitvectors) For k ∈ N+ and m,n ∈ N+
let
⊗k,m,n : B[m] × . . .× B[m]︸ ︷︷ ︸
k
× B[n] × . . .× B[n]︸ ︷︷ ︸
k
−→ B[m+n] × . . .× B[m+n]︸ ︷︷ ︸
k
be defined by
⊗k,m,n( 〈x 1[m], . . . ,x k[m]〉 , 〈y1[n], . . . ,yk[n]〉 ) := 〈x 1[m] ⊗ y1[n], . . . ,x k[m] ⊗ yk[n]〉
for all x 1[m], . . . ,x
k
[m] ∈ B[m] and y1[n], . . . ,yk[n] ∈ B[n]. 
Operator indices are omitted whenever they are obvious from the context, and, for convenience,
infix notation is used for concatenation of arrays of bitvectors, i.e. we write
〈x 1[m], . . . ,x k[m]〉 ⊗ 〈y1[n], . . . ,yk[n]〉
instead of
⊗k,m,n( 〈x 1[m], . . . ,x k[m]〉 , 〈y1[n], . . . ,yk[n]〉 )
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Concatenation of regular arrays of bitvectors is illustrated in Figure 4.2 below.
m− 1 0 n− 1 0 (m+ n)− 1 0n 
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


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D
D
D
D
=⊗
︸ ︷︷ ︸
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n
︸ ︷︷ ︸
m+n
. . . . . . . . . . . . . . .
Figure 4.2: Concatenation of Arrays of Bitvectors
We now address extraction operations for regular arrays of bitvectors, which are defined as
follows:
Definition 4.3 (Extraction from Arrays of Bitvectors) For k, n ∈ N+ and i, j ∈ N
with 0 ≤ i ≤ j < n we define
[i, j]k,n : B[n] × . . .× B[n]︸ ︷︷ ︸
k
−→ B[j−i+1] × . . .× B[j−i+1]︸ ︷︷ ︸
k
such that for all x 1[n], . . . ,x
k
[n] ∈ B[n] we have:
[i, j]k,n( 〈x 1[n], . . . ,x k[n]〉 ) := 〈x 1[n][j, i], . . . ,x k[n][j, i]〉 
Extraction operations select a k × (j − i + 1) sub-matrix of a given array of bitvectors, as
exemplified in Figure 4.3 below.
x 1[n]
x 2[n]
x 3[n]
...
xk[n]
n− 1 0j i j − i 0 
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





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D
D
[j, i] =
︸ ︷︷ ︸
n
︸ ︷︷ ︸
j−i+1
. . . . . . . . . .
Figure 4.3: Extraction 〈x 1[n], . . . ,x k[n]〉[j, i] for Regular Arrays of Bitvectors
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Postfix notation is used for extraction operations, and operator indices will be suppressed when
obvious. If extraction delimiters i and j are equal, then extraction [i, j] is abbreviated by [i].
For example, we write
〈x 1[n], . . . ,x k[n]〉[i]
instead of
[i, i]k,n( 〈x 1[n], . . . ,x k[n]〉 )
Extraction and concatenation operations on arrays of bitvectors are essentially used to select
specific columns of an array, and then to compose the bits of these columns to new bitvectors,
and to arrange them in an array again. This concept is illustrated in Figure 4.2.
n− 1 0i4 i3 i2 i1 3 0
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D
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. . . . . . . . . .
Figure 4.4: Column-Extraction and Concatenation
4.2 The Satisfiability Problem BvSAT for Bitvector Functions
In this section, the satisfiability problem BvSAT for bitvector functions is introduced. Given a
k-ary bitvector function F[n] of width n on bitvectors of widths n1, . . . , nk, the BvSAT problem
asks whether or not F[n] has a zero, i.e. if the equation F[n](x 1[n1], ... ,x k[nk]) = 0[n] is satisfiable.
Definition 4.4 (The Satisfiability Problem BvSAT) Let k ∈ N+ and let n ∈ N+. Let
n1, . . . , nk ∈ N+ and F[n] : B[n1]× . . .×B[nk] −→ B[n] be a k-ary bitvector function of width n
on bitvectors of widths n1, . . . , nk. Then BvSAT(F[n]) denotes the problem whether or not
there exist bitvectors x 1[n1] ∈ B[n1], . . . ,x k[nk] ∈ B[nk] such that F[n] evaluates to the n-bit
zero-vector, i.e.
BvSAT(F[n]) is satisfiable :⇐⇒
∃ x 1[n1] ∈ B[n1], . . . ,x k[nk] ∈ B[nk] : F[n](x 1[n1], ... ,x k[nk]) = 0[n] 
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The satisfiability problem BvSAT is decidable due to finiteness of the bitvector domains. In order
to be able to reason about complexity of BvSAT, a formal representation of bitvector functions
needs to be defined. This is done in Chapter 5, where a term language for bitvector formulae
is introduced. In the following, whenever complexity of BvSAT is considered, we implicitly
assume that bitvector functions are represented in this way. In particular, this language includes
arbitrary Boolean formulae. Thus, BvSAT can be considered as a generalization of the known
SAT problem from the Boolean domain to the bitvector domain. BvSAT is NP-complete, which
is shown by reducing SAT to BvSAT by mapping an instance β of SAT onto BvSAT(B[1]) where
B[1] is the Boolean function on bitvectors of width 1 which corresponds to the negation of the
Boolean formula β, i.e. we have SAT ≤ BvSAT.
Proposition 4.5 (NP-Completeness) BvSAT is an NP-complete problem. 
If F[n] is a bitvector function and x 1[n1], . . . ,x k[nk] are bitvectors with F[n](x 1[n1], . . . ,x k[nk]) = 0[n],
then the bitvector array 〈x 1[n1], . . . ,x k[nk]〉 is called a satisfying solution of BvSAT(F[n]). We
define the following notation for the set of all satisfying solutions of BvSAT(F[n]).
Definition 4.6 (Satisfying Solutions of BvSAT) Let k, n ∈ N+ and n1, . . . , nk ∈ N+.
Let F[n] : B[n1] × . . .× B[nk] −→ B[n] be a k-ary bitvector function of width n on bitvectors of
widths n1, . . . , nk. Then let
SBvSAT(F[n]) := { 〈x 1[n1], ... ,x k[nk]〉 ∈ B[n1] × ... × B[nk] | F[n](x 1[n1], ... ,x k[nk]) = 0[n] }
denote the set of satisfying solutions of BvSAT(F[n]). 
If 〈x 1[n1], ... ,x k[nk]〉 ∈ SBvSAT(F[n]) then we also say that 〈x 1[n1], ... ,x k[nk]〉 satisfies BvSAT(F[n]).
4.3 BvSAT and Bitwise Bitvector Functions
In the following, satisfiability of BvSAT for bitwise bitvector functions is investigated. Let F[n]
be a bitwise bitvector function with characteristic Boolean function B[1]. Then BvSAT(F[n]) is
called a bitwise BvSAT problem of width n. According to Definition 3.20 and Definition 4.4,
satisfying solutions of bitwise BvSAT problems can be characterized in the following way:
Lemma 4.7 (Satisfying Solutions of Bitwise BvSAT Problems) Let k ∈ N+ and let
n ∈ N+. Let F[n] : B[n]× ... ×B[n] −→ B[n] be a k-ary bitwise bitvector function on bitvectors
of width n with characteristic Boolean function B[1] : B[1] × ... × B[1] −→ B[1]. Then the
following characterization
〈x 1[n], ... ,x k[n]〉 ∈ SBvSAT(F[n]) ⇐⇒ ∀ i ∈ {0, ... , n− 1} : 〈x 1[n], ... ,x k[n]〉[i] ∈ SBvSAT(B[1])
holds for all x 1[n], ... ,x
k
[n] ∈ B[n].
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Proof: =⇒ Let 〈x 1[n], . . . ,x k[n]〉 ∈ SBvSAT(F[n]) be a satisfying solution of BvSAT(F[n]), and let
i ∈ {0, . . . , n − 1}. Then F[n](x 1[n], . . . ,x k[n]) = 0[n], and as F[n] is a bitwise bitvector function,
we conclude:
B[1](x 1[n][i], . . . ,x k[n][i]) = F[n](x 1[n], . . . ,x k[n])[i]
= 0[n][i]
= 0[1] ,
i.e. 〈x 1[n], . . . ,x k[n]〉[i] = 〈x 1[n][i], . . . ,x k[n][i]〉 is a satisfying solution of BvSAT(B[1]).
⇐= Let x 1[n], . . . ,x k[n] ∈ B[n] such that, for all i ∈ {0, . . . , n−1}, 〈x 1[n], . . . ,x k[n]〉[i] is a satisfying
solution of BvSAT(B[1]). Then we have
0[1] = B[1](x 1[n][i], . . . ,x k[n][i])
= F[n](x 1[n], . . . ,x k[n])[i]
for all i ∈ {0, . . . , n− 1}, i.e. F[n](x 1[n], . . . ,x k[n]) = 0[n], and thus 〈x 1[n], . . . ,x k[n]〉 is a satisfying
solution of BvSAT(F[n]). 
As a consequence of Lemma 4.7, satisfiability of a bitwise problem BvSAT(F[n]) solely depends
on satisfiability of BvSAT(B[1]) where B[1] denotes the characteristic Boolean function of F[n].
Theorem 4.8 (BvSAT and Bitwise Bitvector Functions) Let k ∈ N+ and let n ∈ N+.
Let F[n] : B[n]× . . .×B[n] −→ B[n] be a k-ary bitwise bitvector function on bitvectors of width
n with characteristic Boolean function B[1] : B[1] × . . . × B[1] −→ B[1]. Then the following
holds:
BvSAT(F[n]) is satisfiable ⇐⇒ BvSAT(B[1]) is satisfiable
Proof: =⇒ Let BvSAT(F[n]) be satisfiable and let 〈x 1[n], . . . ,x k[n]〉 be a satisfying solution
of BvSAT(F[n]). According to Lemma 4.7 then 〈x 1[n], . . . ,x k[n]〉[0] is a satisfying solution of
BvSAT(B[1]).
⇐= Let BvSAT(B[1]) be satisfiable, and let x 1[1], . . . ,x k[1] ∈ B[1] such that 〈x 1[1], . . . ,x k[1]〉 is a
satisfying solution of BvSAT(B[1]). Then for all i ∈ {0, . . . , n− 1} we have
〈signExt[n](x 1[1]), . . . , signExt[n](x k[1])〉[i] = 〈x 1[1], . . . ,x k[1]〉 ,
i.e. for all i ∈ {0, . . . , n− 1} we have
〈signExt[n](x 1[1]), . . . , signExt[n](x k[1])〉[i] ∈ SBvSAT(B[1]) ,
and according to Lemma 4.7 then 〈signExt[n](x 1[1]), . . . , signExt[n](x k[1])〉 is a satisfying solution
of BvSAT(F[n]). 
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Theorem 4.8 yields that satisfiability of a bitwise BvSAT problem of arbitrary width n ∈ N+
can always be related to satisfiability of a corresponding BvSAT problem of width 1. The
following theorem is a generalization of Lemma 4.7 and Theorem 4.8, and provides another
characterization of sets of satisfying solutions of corresponding bitwise BvSAT problems.
Theorem 4.9 (Satisfying Solutions of Corresponding BvSAT Problems)Let k∈N+
and (F[i])i∈N+ be a family of corresponding k-ary bitwise bitvector functions. Let n ∈ N+ and
let x 1[n], . . . ,x
k
[n] ∈ B[n] such that 〈x 1[n], . . . ,x k[n]〉 is a satisfying solution of BvSAT(F[n]).
Let m ∈ N+ and let i0, . . . , im−1 ∈ {0, . . . , n− 1}. Then the k-element array of bitvectors of
width m which is composed as
〈x 1[n], . . . ,x k[n]〉[i0] ⊗ 〈x 1[n], . . . ,x k[n]〉[i1] ⊗ . . . ⊗ 〈x 1[n], . . . ,x k[n]〉[im−1]
is a satisfying solution of BvSAT(F[m]).
Proof: Let F[n] : B[n]× . . .×B[n] −→ B[n] be a k-ary bitwise bitvector function on bitvectors of
width n with characteristic Boolean function B[1]. Let 〈x 1[n], . . . ,x k[n]〉 be a satisfying solution
of BvSAT(F[n]). Let F[m] be the corresponding k-ary bitwise bitvector function of width m with
F[n] ' F[m]. Let i0, . . . , im−1 ∈ {0, . . . , n− 1} and let y1[m], . . . ,yk[m] ∈ B[m] with
y l[m][j] := x
l
[n][ij ]
for all 1 ≤ l ≤ k and 0 ≤ j < m. Then we have
〈y1[m], . . . ,yk[m]〉 = 〈x 1[n], . . . ,x k[n]〉[i0] ⊗ . . . ⊗ 〈x 1[n], . . . ,x k[n]〉[im−1] .
Because F[m] ' F[n], for all j ∈ {0, . . . ,m− 1} the following holds:
F[m](y1[m], . . . ,yk[m])[j] = B[1](y1[m][j], . . . ,yk[m][j])
= B[1](x 1[n][ij ], . . . ,x k[n][ij ])
= F[n](x 1[n], . . . ,x k[n])[ij ]
= 0[n][ij ]
= 0[1] ,
and thus F[m](y1[m], . . . ,yk[m]) = 0[m]. Consequently, 〈y1[m], . . . ,yk[m]〉 is a satisfying solution of
BvSAT(F[m]). 
Theorem 4.9 states that satisfying solutions of corresponding bitwise BvSAT problems can be
obtained from each other by arbitrary composition of extracted columns (cf. Figure 4.2 in
Section 4.1).
Note: Theorem 4.9 in particular yields that, given a satisfying solution S = 〈x 1[n], . . . ,x k[n]〉 of
a bitwise problem BvSAT(F[n]), we can obtain further satisfying solutions of BvSAT(F[n]) by
concatenation of n arbitrarily chosen columns of S.
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An easy way to obtain a satisfying solution of a corresponding bitwise BvSAT problem of larger
width, which adheres to this principle, is a signed extension of an existing solution of the smaller
problem.
Corollary 4.10 (Bitwise BvSAT Problems and Signed Extension) Let k ∈ N+ and
let (F[i])i∈N+ be a family of corresponding k-ary bitwise bitvector functions. Let m,n ∈ N+
with n ≥ m. Then the following holds
〈x 1[m], ... ,x k[m]〉 ∈ SBvSAT(F[m]) ⇐⇒ 〈signExt[n](x 1[m]), ... , signExt[n](x k[m])〉 ∈ SBvSAT(F[n])
for all x 1[m], . . . ,x
k
[m] ∈ B[m].
Proof: Correctness of Corollary 4.10 follows immediately from Theorem 4.9. 
4.4 Disequality Constraints
In this section, the notion of disequality constraints for bitvectors is introduced. Disequality
constraints are constraints which are imposed on the valuations of a fixed and ordered number
of bitvector variables of the same width. A disequality constraint constrains the values of two
specific bitvector variables to be different.
Definition 4.11 (Disequality Constraints) Let k ∈ N+. A disequality constraint e
for k bitvectors is a two-element subset
e ⊆ {1, . . . , k}, |e | = 2
of indices ranging between 1 and k, i.e. e = { i, j } with i, j ∈ {1, . . . , k} and i 6= j. 
A disequality constraint e for k bitvectors is either satisfied or unsatisfied by the values of
an ordered selection x 1[n], . . . ,x
k
[n] ∈ B[n] of k bitvectors with n ∈ N+. Ordered selections of
bitvectors are represented by arrays of bitvectors, and we define:
Definition 4.12 (Satisfiability of Disequality Constraints) Let k ∈ N+ and let e be a
disequality constraint for k bitvectors, e = {i, j} with i, j ∈ {1, . . . , k} and i 6= j. Let n ∈ N+
and x 1[n], . . . ,x
k
[n] ∈ B[n] be bitvectors of width n. Then we define that
〈x 1[n], . . . ,x k[n]〉 satisfies e :⇐⇒ x i[n] 6= x j[n] 
In order to denote that more than one disequality constraint is imposed on an ordered selection
of bitvectors, the notion of sets of disequality constraints for bitvectors is introduced.
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Definition 4.13 (Sets of Disequality Constraints) Let k ∈ N+. A set of disequality
constraints for k bitvectors is a set I ⊆ { e ⊆ {1, . . . , k} | |e | = 2 }. 
Satisfiability of a set I of disequality constraints is defined as satisfiability of the conjunction of
all disequality constraints of I.
Definition 4.14 (Satisfiability of Sets of Disequality Constraints) Let k ∈ N+ and
let I ⊆ { e ⊆ {1, . . . , k} | |e | = 2 } be a set of disequality constraints for k bitvectors. Let
n ∈ N+ and x 1[n], . . . ,x k[n] ∈ B[n]. Then we say that
〈x 1[n], . . . ,x k[n]〉 satisfies I :⇐⇒ ∀ e ∈ I : 〈x 1[n], . . . ,x k[n]〉 satisfies e 
Satisfiability of disequality constraints for bitvectors can be characterized in the following way:
two bitvectors x [n] = 〈xn−1, . . . , x0〉 ∈ B[n] and y [n] = 〈yn−1, . . . , y0〉 ∈ B[n] of width n ∈ N+ are
different if and only if there exists an index position i ∈ {0, . . . , n− 1} such that the respective
corresponding bits xi and yi of x [n] and y [n] are different, i.e. disequality of two bitvectors is
always determined by disequality of two bits occurring at the same index position within the
two bitvectors.
Proposition 4.15 (Disequality of Bitvectors) Let n ∈ N+ and let x [n],y [n] ∈ B[n] be
bitvectors of width n. Then the following holds:
x [n] 6= y [n] ⇐⇒ ∃ i ∈ {0, . . . , n− 1} : x [n][i] 6= y [n][i] 
Because the bitvalue domain is a two-valued domain, Proposition 4.15 can also be stated in the
following way:
Proposition 4.16 (Disequality of Bitvectors) Let n ∈ N+ and let x [n],y [n] ∈ B[n] be
bitvectors of width n. Then the following holds:
x [n] 6= y [n] ⇐⇒ ∃ i ∈ {0, . . . , n− 1} : x [n][i] = neg(y [n][i]) 
Propositions 4.15 and 4.16 yield that satisfiability of a set I of disequality constraints can be
characterized in the Boolean domain by reasoning about index positions and single bits of the
bitvectors.
Lemma 4.17 (Satisfiability of Sets of Disequality Constraints) Let k ∈ N+ and let
I ⊆ { e ⊆ {1, . . . , k} | |e | = 2 } be a set of disequality constraints for k bitvectors. Let n ∈ N+
and x 1[n], . . . ,x
k
[n] ∈ B[n]. Let S := 〈x 1[n], . . . ,x k[n]〉. Then the following holds:
S satisfies I ⇐⇒ ∀ e ∈ I ∃ l ∈ {0, . . . , n− 1} : S[l] satisfies e
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Proof: Let x 1[n], . . . ,x
k
[n] ∈ B[n] be bitvectors of width n, and let S := 〈x 1[n], . . . ,x k[n]〉.
=⇒ If S satisfies I, then, according to Proposition 4.15, for each disequality e = {i, j} ∈ I
there exists an index position l such that the lth bits of the corresponding bitvectors x i[n] and
x j[n] differ, as illustrated below.
. . . . .
0
. . . . .
. . . . .
1
n− 1 . . . l . . . 2 1 0
x 1[n]
x 2[n]
x 3[n]
...
x i[n]
...
x j[n]
...
xk[n]
I = { . . . , e , . . . }
e = { i, j }
Then the lth column S[l] = 〈x 1[n][l], . . . , x k[n][l]〉 of 〈x 1[n], . . . ,x k[n]〉 satisfies e in terms of Defi-
nition 4.12.
⇐= Follows from Definition 4.14 and Proposition 4.15. 
Lemma 4.17 furthermore yields that satisfiability of a set of disequality constraints is preserved
by signed extension of bitvectors.
Corollary 4.18 (Disequality Constraints and Signed Extension) Let k ∈ N+ and let
I ⊆ { e ⊆ {1, . . . , k} | |e | = 2 } be a set of disequality constraints for k bitvectors. Let m ∈ N+
and x 1[m], . . . ,x
k
[m] ∈ B[m]. Let n ∈ N+ with n ≥ m. Then the following holds:
〈x 1[m], . . . ,x k[m]〉 satisfies I ⇐⇒ 〈signExt[n](x 1[m]), . . . , signExt[n](x k[m])〉 satisfies I
Proof: =⇒ Let x 1[m], . . . ,x k[m] ∈ B[m] such that 〈x 1[m], . . . ,x k[m]〉 satisfies I. According to
Lemma 4.17 then for all e ∈ I there exists l ∈ {0, . . . ,m − 1} such that 〈x 1[m], . . . ,x k[m]〉[l]
satisfies e. As for all i ∈ {1, . . . , k} and all j ∈ {0, . . . ,m− 1} we have
( signExt[n](x i[m]) )[j] = x
i
[m][j] ,
this is true for 〈signExt[n](x 1[m]), . . . , signExt[n](x k[m])〉, too, and Lemma 4.17 in turn yields that
〈signExt[n](x 1[m]), . . . , signExt[n](x k[m])〉 is a satisfying solution of I.
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⇐= Let x 1[m], . . . ,x k[m] ∈ B[m] such that 〈signExt[n](x 1[m]), . . . , signExt[n](x k[m])〉 satisfies I. As
for all i ∈ {1, . . . , k} and all j ∈ {m, . . . , n− 1} we have
(signExt[n](x
i
[m]))[j] = x
i
[m][m− 1] ,
Lemma 4.17 yields that for all e ∈ I there exists l ∈ {0, . . . ,m− 1} such that 〈x 1[m], . . . ,x k[m]〉[l]
satisfies e. Thus 〈x 1[m], . . . ,x k[m]〉 satisfies I. 
4.5 The Enhanced Satisfiability Problem BvSAT(F[n], I)
In this section, the satisfiability problem for bitvector functions is generalized and the enhanced
BvSAT problem is introduced. The original BvSAT problem, which is presented in Definition 4.4,
is extended by a second parameter I which specifies a set of disequalities which impose additional
constraints on the bitvectors of a satisfying solution. I requires that the values of specific
bitvectors of a satisfying solution must be different.
Definition 4.19 (The Enhanced Satisfiability Problem BvSAT) Let k, n ∈ N+ and
let n1, . . . , nk ∈ N+. Let F[n] : B[n1] × . . . × B[nk] −→ B[n] be a k-ary bitvector function
of width n. Let I ⊆ { e ⊆ {1, . . . , k} | |e | = 2 } with ni = nj for all {i, j} ∈ I. Then
BvSAT(F[n], I) denotes the problem whether there exist x 1[n1] ∈ B[n1], . . . ,x k[nk] ∈ B[nk], such
that 〈x 1[n1], . . . ,x k[nk]〉 ∈ SBvSAT(F[n]) and x i[ni] 6= x
j
[nj ]
for all {i, j} ∈ I, that is:
BvSAT(F[n], I)
is satisfiable
:⇐⇒
∃ x 1[n1] ∈ B[n1], ... ,x k[nk] ∈ B[nk] :
F[n](x 1[n1], ... ,x k[nk]) = 0[n] ∧ ∀ {i, j} ∈ I : x i[ni] 6= x
j
[nj ]

Let SBvSAT(F[n], I) denote the set of satisfying solutions of BvSAT(F[n], I). The original BvSAT
problem is a special case of the enhanced BvSAT problem where the set of disequality constraints
is chosen as I = ∅. The enhanced BvSAT problem is in NP since BvSAT is and checking
whether or not a given set of bitvector values satisfies a set of disequality constraints can be
done in time linear to the overall number of bits. As a convention, from now on, whenever
we write BvSAT, we will always refer to the enhanced satisfiability problem as introduced in
Definition 4.19. In Proposition 4.5 we have seen that BvSAT( . , ∅) is NP-complete. Thus we can
immediately conclude NP-completeness of the enhanced BvSAT problem (assuming the same
kind of representation for bitvector functions).
Proposition 4.20 (NP-Completeness) Enhanced BvSAT is NP-complete. 
Furthermore, we conclude NP-completeness for the class of BvSAT problems where the bitwise
bitvector function is chosen to be the constant zero of arity k ∈ N+ and of width n ∈ N+ on
bitvectors of width n. Satisfiability of such problems solely depends on the set I of disequal-
ity constraints. For each k, n ∈ N+, let Fk0[n] denote the k-ary bitvector function defined by
Fk0[n](x 1[n], . . . ,x k[n]) := 0[n] for all x 1[n], . . . ,x k[n] ∈ B[n]. Then we have:
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Proposition 4.21 (NP-Completeness) BvSAT(F .0[ . ] , . ) is NP-complete.
Proof: Let k ∈ N+. Obviously, BvSAT(Fk0[ . ] , . ) is in NP. We show that 3-COLORING
is polytime reducible to BvSAT(Fk0[2] , . ). Therefore, let E ⊆ { e ⊆ {1, . . . , k} | |e | = 2 }. We
show that for each undirected graph G({1, . . . , k}, E) a set I of disequality constraints can be
constructed such that G({1, . . . , k}, E) can be colored with colors {0, 1, 2} such that adjacent
nodes have different colors if and only if BvSAT(Fk0[2] , I) is satisfiable.
Let I := E ∪ { {i, k+1} | i ∈ {1, . . . , k} }. Assume, there exists a 3-coloring of G({1, . . . , k}, E)
with colors {0, 1, 2}. For all i ∈ {1, . . . , k} let
x i[2] := int2bv(2, ci) ∈ B[2] ,
where ci is the color of node i in G({1, . . . , k}, E). Let x k+1[2] := 11 ∈ B[2]. Then x i[2] 6= x j[2]
for all {i, j} ∈ E, and x k+1[2] 6= x i[2] for all i ∈ {1, . . . , k}. Then 〈x 1[2], . . . ,x k+1[2] 〉 is a satisfying
solution of BvSAT(Fk0[2] , I).
Now, let x 1[2], ... ,x
k+1
[2] ∈ B[2] such that 〈x 1[2], ... ,x k+1[2] 〉 is a satisfying solution of BvSAT(Fk0[2] , I).
Then x k+1[2] 6= x i[2] for all i ∈ {1, . . . , k}. G({1, . . . , k}, E) can be colored by assigning color x i[2]
to node i ∈ {1, . . . , k}, using only the three colors of {00, 01, 10, 11} \ {x k+1[2] }. 
NP-completeness of BvSAT(Fk0[ . ] , . ) can also be concluded from the following corollary, which
provides a satisfiability criterion for instances of BvSAT(Fk0[n] , I) by relating the width n of the
bitvector domains to the chromatic number of a finite graph constructed from I.
For each undirected graph G(V,E) with vertices V and edges E, let χ(G) denote the chromatic
number of G, i.e. the minimum number of colors which is needed in order to color the vertices
of G such that no two adjacent vertices have the same color. Then we have:
Corollary 4.22 (Satisfiability of Sets of Disequality Constraints) Let k ∈ N+ and
let I ⊆ { e ⊆ {1, . . . , k} | |e | = 2 }. Let n ∈ N+. Then the following holds:
BvSAT(Fk0[n] , I) is satisfiable ⇐⇒ 2n ≥ χ(G({1, . . . , k}, I) )
Proof: Satisfiability of BvSAT(Fk0[n] , I) solely depends on satisfiability of I. A satisfying solu-
tion of I yields a chromatic coloring of G({1, . . . , k}, I), and a chromatic coloring of G can be
transformed into a satisfying solution of I by encoding the color values as bitvectors. Here, a
minimum of at least log χ(G) bits is needed to be able to encode χ(G) different colors. 
Proposition 4.21 can also be concluded from Corollary 4.22 because the general problem of
deciding whether the chromatic number of an arbitrary graph is less than a given n ∈ N+ is
NP-complete for n > 2.
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4.6 The Enhanced BvSAT Problem and Bitwise Bitvector
Functions
Let k ∈ N+ and let I ⊆ { e ⊆ {1, . . . , k} | |e | = 2 } be a set of disequality constraints for k
bitvectors. Let n := blog χ(G({1, . . . , k}, I))c. Corollary 4.22 yields that BvSAT problems for
(Fk0[i])i∈N+ and I can be characterized as follows:
∀ i ≥ n : BvSAT(Fk0[i] , I) is satisfiable
and
∀ i < n : BvSAT(Fk0[i] , I) is unsatisfiable
The enhanced satisfiability problem for bitvector functions is monotone in the width i of the
bitvectors domains if BvSAT is restricted to a family (Fk0[i])i∈N+ of corresponding zero functions
and to a fixed set I of disequality constraints.
Example 4.23 (Monotony of BvSAT) Let k := 3 and let I := { {1, 2}, {2, 3}, {3, 1} }. Then
χ(G({1, 2, 3}, I)) = 3 and log χ(G({1, 2, 3}, I)) = 2. Hence, BvSAT(F30[1] , I) is unsatisfiable
because, for each satisfying solution 〈x 1[i],x 2[i],x 3[i]〉 of I, the bitvectors x 1[i],x 2[i],x 3[i] ∈ B[i] must
be mutually different, which is not possible for i = 1, but for all i ≥ 2, i.e. BvSAT(F30[i] , I) is
satisfiable for all i ≥ 2. 
In the remaining sections, satisfiability of classes BvSAT(F[ . ], . ) of BvSAT problems is exam-
ined where (F[i])i∈N+ is an arbitrary family of corresponding k-ary bitwise bitvector functions
for a fixed arity k ∈ N+. We present satisfiability criteria which reveal how satisfiability depends
on the widths of the bitvector domains. As a first step, the monotony characterization given
above is generalized for arbitrary bitwise bitvector functions.
Proposition 4.24 (Monotony of BvSAT) Let k ∈ N+ and (F[i])i∈N+ be a family of cor-
responding k-ary bitwise bitvector functions. Let I ⊆ { e ⊆ {1, . . . , k} | |e | = 2 }. Then
BvSAT(F[ . ], I) is monotone in the widths of the bitvector functions, i.e. for each n ∈ N+
the following hold:
BvSAT(F[n], I) is satisfiable =⇒ ∀ i ≥ n : BvSAT(F[i], I) is satisfiable
and
BvSAT(F[n], I) is unsatisfiable =⇒ ∀ i ≤ n : BvSAT(F[i], I) is unsatisfiable
Proof: Assume, BvSAT(F[n], I) is satisfiable, and let 〈x 1[n], . . . ,x k[n]〉 be a satisfying solution.
Let i ∈ N+ with i ≥ n. According to Theorem 4.9 then 〈signExt[i](x 1[n]), . . . , signExt[i](x k[n])〉 is
a satisfying solution of BvSAT(F[i]) and, according to Corollary 4.18, furthermore satisfies I.
Hence, 〈signExt[i](x 1[n]), . . . , signExt[i](x k[n])〉 is a satisfying solution of BvSAT(F[i], I).
Now let BvSAT(F[n], I) be unsatisfiable, and let i ∈ N+ with i ≤ n. Assume that BvSAT(F[i], I)
is satisfiable. Then, according to the first part of the proof, BvSAT(F[n], I) is satisfiable.  
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The proof of Proposition 4.24 is based on the following characterization of signed extensions of
satisfying solutions of BvSAT problems.
Corollary 4.25 (Bitwise BvSAT Problems and Signed Extension) Let k ∈ N+ and
let I ⊆ { e ⊆ {1, . . . , k} | |e | = 2 }. Let (F[i])i∈N+ be a family of corresponding k-ary bitwise
bitvector functions, and let m,n ∈ N+ with n ≥ m. Then for all x 1[m], . . . ,x k[m] ∈ B[m] the
following holds:
〈x 1[m], ... ,x k[m]〉 ∈ SBvSAT(F[m], I) ⇐⇒
〈signExt[n](x 1[m]), ... , signExt[n](x k[m])〉 ∈ SBvSAT(F[n], I)
Proof: Follows immediately from Corollary 4.10. 
If a bitwise BvSAT(F[n], I) problem is satisfiable, then the monotony characterization given in
Proposition 4.24 implies that there exists a uniquely determined width m ∈ N+ such that all
corresponding bitwise satisfiability problems of width greater or equal m are satisfiable and all
corresponding bitwise satisfiability problems of width less than m are unsatisfiable.
Theorem 4.26 (Satisfiability of BvSAT) Let k ∈ N+ and (F[i])i∈N+ be a family of corre-
sponding k-ary bitwise bitvector functions. Let I ⊆ { e ⊆ {1, . . . , k} | |e | = 2 }. Then either
BvSAT(F[i], I) is unsatisfiable for all i ∈ N+, or there exists m ∈ N+ such that
∀ i ≥ m : BvSAT(F[i], I) is satisfiable
and
∀ i < m : BvSAT(F[i], I) is unsatisfiable
Proof: Follows immediately from Proposition 4.24. 
For each bitwise bitvector function F[n] this characteristic width m is called the satisfiability
threshold of F[n] and I. It is denoted by µ(F[n], I) and defined as follows.
Definition 4.27 (Satisfiability Threshold) Let k ∈ N+ and (F[i])i∈N+ be a family of cor-
responding k-ary bitwise bitvector functions. Let I ⊆ { e ⊆ {1, . . . , k} | |e | = 2 } and let
n ∈ N+. The satisfiability threshold µ(F[n], I) for F[n] and I is defined as
µ(F[n], I) := min{ i ∈ N+ | BvSAT(F[i], I) is satisfiable }
if there exists i ∈ N+ such that BvSAT(F[i], I) is satisfiable, and
µ(F[n], I) := ∞
if BvSAT(F[i], I) is unsatisfiable for all i ∈ N+. 
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Consequently, the computational complexity of determining the satisfiability threshold can be
characterized as follows (F[n] denoting arbitrary bitwise bitvector functions and I denoting
arbitrary sets of disequality constraints):
Proposition 4.28 (NP-Completeness) Deciding if on input F[n], I and m ∈ N+ the
satisfiability threshold µ(F[n], I) = m is NP-complete. 
Proposition 4.29 (NP-Completeness) Deciding if on input F[n], I and m ∈ N+ the
satisfiability threshold µ(F[n], I) ≤ m is NP-complete. 
4.7 Disequality Graphs
As we have seen in Corollary 4.22 and Example 4.23, a set I of disequality constraints for k
bitvectors can be represented by a finite undirected graph which is called the disequality graph
corresponding to k and I.
Definition 4.30 (Disequality Graphs) Let k ∈ N+ and let I ⊆ { e ⊆ {1, . . . , k} | |e| = 2 }
be a set of disequality constraints for k bitvectors. The disequality graph G6=(k, I) for k and
I is defined as the undirected graph G({1, . . . , k}, I) with vertices 1, . . . , k and edges I. 
Disequality constraints of I correspond to edges of G6=(k, I), and the vertices of G6=(k, I) represent
an ordered set of bitvector variables. When we depict disequality graphs, vertices will be labeled
with bitvector variables x 1[n], . . . ,x
k
[n] rather than with natural numbers 1, . . . , k whenever we
want to point out that in the current context disequality constraints for bitvectors of a specific
width n are considered.
Example 4.31 (Disequality Graph) Let I := { {1, 2}, {2, 3}, {1, 3}, {1, 5} } be a set of dise-
quality constraints for 5 bitvectors. Let n ∈ N+ and let x 1[n], . . . ,x 5[n] ∈ B[n]. The corresponding
disequality graph G6=(5, I) is shown below:
x 2[n]
x 3[n]
x 1[n]
x 5[n]
In this case, 〈x 1[n], . . . ,x 5[n]〉 satisfies I if and only if x 1[n] 6= x 2[n], x 2[n] 6= x 3[n], x 1[n] 6= x 3[n] and
x 1[n] 6= x 5[n]. 
The next theorem relates satisfiability of disequality constraints to structural properties of the
corresponding disequality graph.
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If there exists a cycle in the disequality graph, then satisfying solutions of the disequality con-
straints have the following property:
Theorem 4.32 (Disequality Constraints and Cycles in Disequality Graphs) Let
k ∈ N+ and let I ⊆ { e ⊆ {1, . . . , k} | |e | = 2 } be a set of disequality constraints for k
bitvectors. Let G6=(k, I) be the corresponding disequality graph, and let e ∈ I. Let n ∈ N+
and let x 1[n], . . . ,x
k
[n] ∈ B[n] such that 〈x 1[n], . . . ,x k[n]〉 satisfies e. Assume that e lies on
a cycle γ in G6=(k, I). Then there exists e′ ∈ I on the same cycle γ, with e′ 6= e, and
〈x 1[n], . . . ,x k[n]〉 also satisfies e′.
Proof: Let k ∈ N+ and I ⊆ { e ⊆ {1, . . . , k} | |e | = 2 } such that there exists a cycle γ in
G6=(k, I). Let e ∈ I such that e lies on γ. Let n ∈ N+ and x 1[n], . . . ,x k[n] ∈ B[n] such that
〈x 1[n], . . . ,x k[n]〉 satisfies e. Without loss of generality we can assume γ to be a simple cycle,
consisting of p edges e1, . . . , ep, with p ∈ N+. Then p ≥ 3 and there exist i1, . . . , ip ∈ {1, . . . , k}
and j1, . . . , jp ∈ {1, . . . , k} such that e1 = {i1, j1}, . . . , ep = {ip, jp} and jq = iq+1 for all q ∈ N+
with 1 ≤ q < p, and jp = i1 and e = e1, as illustrated below.
i1 = jp
i2 = j1
i3 = j2
. . .
. . .
e1 = e
e2
e3
. . .
ep
G6=(k, I) :
According to Lemma 4.17, there exists a column l ∈ {0, . . . , n− 1}, such that 〈x 1[n], . . . ,x k[n]〉[l]
satisfies e. Then x i1[n][l] 6= x j1[n][l], i.e.
x i1[n][l] = neg(x
j1
[n][l]) = neg(x
i2
[n][l]).
Assume, 〈x 1[n], . . . ,x k[n]〉[l] does not satisfy eq for all 1 < q ≤ p. Then x iq[n][l] = x jq[n][l] for all
1 < q ≤ p, i.e. x iq[n][l] = x
iq+1
[n] [l] for all 1 < q < p. But then we have:
x i1[n][l] = neg(x
i2
[n][l])
= neg(x i3[n][l])
= . . .
= neg(x ip[n][l])
= neg(x jp[n][l])
= neg(x i1[n][l])  
Therefore, there must exist q ∈ N+ with 1 < q ≤ p such that x iq[n][l] 6= x
jq
[n][l]. But then
〈x 1[n], . . . ,x k[n]〉[l] satisfies eq, and thus 〈x 1[n], . . . ,x k[n]〉 satisfies eq. 
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The reasoning which is used in the proof of Theorem 4.32 is based on the following idea: if all
vertices of a cycle are colored using only two colors 0 and 1, and if there exists at least one edge
on this cycle which carries different colors at both ends, then it is impossible to color all the
remaining edges in a way such that both ends always carry the same color. This idea is further
illustrated by the following example.
Example 4.33 (DisequalityConstraints andCycles inDisequalityGraphs) Let n ∈ N+
and x 1[n], . . . ,x
7
[n] ∈ B[n]. Let I = { {1, 2}, {2, 3}, {3, 4}, {4, 5}, {5, 6}, {6, 7}, {7, 1} }. The
corresponding disequality graph G6=(7, I) is shown below on the left.
x 7[n]
x 1[n]
x 6[n]
x 2[n]
x 5[n]
x 4[n]
x 3[n]
x 7[n][l] = 1
x 1[n][l] = 0
x 6[n][l] = 1
x 2[n][l] = 0
x 5[n][l] = 1
x 4[n][l] = 1
x 3[n][l] = 0
6= 6=
Let l ∈ {0, . . . , n − 1} and assume x 1[n][l] = 0, x 2[n][l] = 0, x 3[n][l] = 0, x 4[n][l] = 1, x 5[n][l] = 1,
x 6[n][l] = 1, x
7
[n][l] = 1. Then 〈x 1[n], . . . ,x 7[n]〉 satisfies the disequality constraint {1, 7} ∈ I, and
{1, 7} lies on a cycle in G6=(7, I). Shown on the right in the picture above, each node i is labeled
with the value of the corresponding bitvector x i[n] at index l. As can be seen, disequality {3, 4} ∈ I
is also satisfied by 〈x 1[n], . . . ,x 7[n]〉. 
Theorem 4.32 is used to further characterize existence of satisfying solutions of sets of disequality
constraints. The width i of the bitvector domains B[i] for which a satisfying solution of a given
set I exists is related to connectivity properties of a corresponding connected disequality graph
in the following way (arbitrary disequality graphs are considered in Theorem 4.35):
Theorem 4.34 (Disequality Constraints and Connected Disequality Graphs) Let
k ∈ N+ and let I ⊆ { e ⊆ {1, . . . , k} | |e | = 2 } with I 6= ∅, such that the correspond-
ing disequality graph G6=(k, I) is connected. Let n ∈ N+ and x 1[n], . . . ,x k[n] ∈ B[n] and
S := 〈x 1[n], . . . ,x k[n]〉. Then the following holds:
S satisfies I =⇒ ∃ i1, . . . , ik−1 ∈ {0, . . . , n− 1} : S[i1]⊗ . . .⊗ S[ik−1] satisfies I
Proof: Let k ∈ N+ and let I ⊆ { e ⊆ {1, . . . , k} | |e | = 2 } such that I 6= ∅ and such that the
corresponding disequality graph G6=(k, I) is connected. Let n ∈ N+ and x 1[n], . . . ,x k[n] ∈ B[n]
such that S := 〈x 1[n], . . . ,x k[n]〉 satisfies I.
Let p := |I| and let e1, . . . , ep ⊆ {1, . . . , k} with |ei| = 2 for all i ∈ {1, . . . , p}, such that
I = {e1, . . . , ep}. According to Lemma 4.17, there exist columns c1, . . . , cp ∈ {0, . . . , n− 1} such
that for each i ∈ {1, . . . , p} disequality constraint ei is satisfied by S[ci].
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We construct a selection of k − 1 columns of c1, . . . , cp by determining i1, . . . , ik−1 ∈ {1, . . . , p}
such that S[ci1 ]⊗ . . .⊗ S[cik−1 ] satisfies I. Therefore, initially let J := I. Then i1, . . . , ik−1 are
computed in the following way:
1. The disequality graph G6=(k, J) is connected, and therefore |J | ≥ k − 1. Let m := |J |.
Because J ⊆ I, there exist i1, . . . , im ∈ {1, . . . , p} such that J = {ei1 , . . . , eim}. If |J | =
k − 1 then stop.
2. Otherwise |J | > k− 1. Then there exists a cycle γ in G6=(k, J). Without loss of generality,
γ is a simple cycle. Let l ∈ {1, . . . , p} such that el ∈ J and el is an edge on γ. Then S[cl]
satisfies el.
3. (a) Because el is on cycle γ, according to Theorem 4.32 there exists r ∈ {1, . . . , p} such
that er ∈ J and er is on γ with el 6= er, and er is also satisfied by S[cl].
(b) Remove er from J , i.e. let J := J \ {er}.
(c) Because er was on a cycle in G6=(k, J ∪ {er}), we can conclude that G6=(k, J) is still
connected. If edge el is still on a cycle in G6=(k, J), then let γ be such cycle and repeat
steps 3(a) to 3(c).
4. Continue with step 1.
Iteration of steps 3(a) to 3(c) and of steps 1 to 4 terminates because |J | is decreased in each loop.
According to the termination criterion in step 1, we then have |J | = k − 1 and thus m = k − 1.
Let S′ := S[ci1 ]⊗ . . .⊗ S[cim ] for those i1, . . . , im selected in the last execution of step 1 before
termination. Then S′ satisfies J .
Let r ∈ {1, . . . , p} such that er ∈ I \ J . Then er was removed from the initial J at some point
by execution of step 3(b), and according to prior execution of steps 2 and 3(a) there exists
l ∈ {1, . . . , p} such that el ∈ I with el 6= er, and S[cl] satisfies er. For this el, we have el ∈ J ,
as each edge el which is selected in step 2 is never removed from J because, after execution of
step 4, el does not reside on a cycle anymore, and in step 3(b) only edges on cycles are removed.
Thus there exists j ∈ {1, . . . ,m} such that ij = l, and therefore S[ci1 ] ⊗ S[ci2 ] ⊗ . . . ⊗ S[cim ]
satisfies er.
Hence, S′ satisfies I. 
Theorem 4.34 states that, if a set I of disequality constraints for k bitvectors is satisfiable for
bitvectors of a certain width n, and if the corresponding disequality graph is connected, then
for each satisfying solution S of I of width n there exists a satisfying solution of I which
• consists of bitvectors of width k − 1 and
• which is composed exclusively of columns of S.
As a next step, we give an analogous characterization for the case of arbitrary disequality graphs,
i.e. connectivity of G6=(k, I) is not required anymore.
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Theorem 4.35 (Disequality Constraints and Disequality Graphs) Let k ∈ N+ and
let I ⊆ { e ⊆ {1, . . . , k} | |e | = 2 } 6= ∅. Let p ∈ N+ be the number of connected components
of the corresponding disequality graph G6=(k, I). Let n ∈ N+ and let x 1[n], . . . ,x k[n] ∈ B[n]. Let
S := 〈x 1[n], . . . ,x k[n]〉. Then the following holds:
S satisfies I =⇒ ∃ i1, . . . , ik−p ∈ {0, . . . , n− 1} : S[i1]⊗ . . .⊗ S[ik−p] satisfies I
Proof: Let k ∈ N+ and let I ⊆ { e ⊆ {1, . . . , k} | |e | = 2 } such that I 6= ∅. Let p ∈ N+ be the
number of connected components of the corresponding disequality graph G6=(k, I). Let n ∈ N+
and x 1[n], . . . ,x
k
[n] ∈ B[n] such that S := 〈x 1[n], . . . ,x k[n]〉 satisfies I.
Let C1, . . . , Cp ⊆ {1, . . . , k} be the connected components of G6=(k, I). For each i ∈ {1, . . . , p}
let ki := |Ci| and let a1i , . . . , akii ∈ {1, . . . , k} such that Ci = {a1i , . . . , akii }. Furthermore, let
Ii := { e ∈ I | e ⊆ Ci } be the set of disequality constraints related to component Ci.
G6=(k, I)
Ci
C1
. . . Cp
a1i
a2i
. . .
akiiCi = {a1i , . . . , akii }
Ii = { {a1i , a2i }, . . . }
Because S satisfies I, and as Ii ⊆ I, we also have that S satisfies Ii. Let Si := 〈x a
1
i
[n], . . . ,x
a
ki
i
[n]〉
and let I ′i := { {α, β} | α, β ∈ {1, . . . , ki} ∧ {aαi , aβi } ∈ Ii }. Then Si satisfies I ′i and G6=(ki, I ′i) is
connected.
G6=(ki, I ′i)
1
2
. . .
ki
I ′i = { {1, 2}, . . . }
Then according to Theorem 4.34 there exist columns j1i , . . . , j
ki−1
i ∈ {0, . . . , n − 1} such that
Si[j1i ] ⊗ . . . ⊗ Si[jki−1i ] satisfies I ′i. Then S[j1i ] ⊗ . . . ⊗ S[jki−1i ] satisfies Ii, and thus in summary
S[j11 ] ⊗ . . . ⊗ S[jk1−11 ] ⊗ S[j12 ] ⊗ . . . ⊗ S[jk2−12 ] ⊗ . . . ⊗ S[j1p ] ⊗ . . . ⊗ S[jkp−1i ]
satisfies all sets I1, . . . , Ip of disequality constraints, and hence satisfies
⋃
i∈{1,...,p}
Ii = I.
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Furthermore we have: ∑
i∈{1,...,p}
(ki − 1) =
∑
i∈{1,...,p}
ki −
∑
i∈{1,...,p}
1
=
∑
i∈{1,...,p}
ki − p
= k − p
and hence Theorem 4.35 holds. 
4.8 Reduction Theorems and Proofs
The main objective of this section is to characterize the correlation between corresponding
bitwise BvSAT instances of different widths. We analyze in which way satisfiability of a given
BvSAT(F[n], I) problem depends on the width n of the bitvector domain B[n].
As pointed out in the previous sections, BvSAT is NP-complete. Any decision procedure known
so far which determines satisfiability of arbitrary instances BvSAT(F[n], I) has (and will have,
unless P = NP) a complexity which is at least super-polynomial in n. However, a large class
of hardware verification problems can be characterized in terms of satisfiability problems for
bitvector functions and disequality constraints, and decision procedures for BvSAT problems
are widely (and successfully) applied in various fields of industrial hardware verification.
We present an abstraction criterion which relates satisfiability of bitwise BvSAT problems to
the width of the respective bitvector domains. This criterion allows to determine satisfiability of
a specific bitwise instance BvSAT(F[n], I) for given F[n], I and n ∈ N+ by deciding satisfiability
of a corresponding “smaller” bitwise instance BvSAT(F[m], I) with m ≤ n and F[m] ' F[n]. We
furthermore present an analogous criterion for satisfying solutions which shows how to relate a
satisfying solution of such a smaller instance to a satisfying solution of the original problem.
Example 4.36 (Satisfiability of Corresponding Bitwise BvSAT Problems) Let n ∈ N+
with n ≥ 2 and let F[n] : B[n] × B[n] × B[n] → B[n] be an arbitrary ternary bitwise bitvector
function on bitvectors of width n. Let I := { {1, 2}, {2, 3} }, and let x 1[n],x 2[n],x 3[n] ∈ B[n] such
that 〈x 1[n],x 2[n],x 3[n]〉 is a satisfying solution of BvSAT(F[n], I), i.e.
F[n](x 1[n],x 2[n],x 3[n]) = 0[n] and x 1[n] 6= x 2[n] and x 2[n] 6= x 3[n].
Then according to Proposition 4.15 there exist two columns i, j ∈ {0, . . . , n − 1} such that
x 1[n][i] 6= x 2[n][i] and x 2[n][j] 6= x 3[n][j]. Let y1[2],y2[2],y3[2] ∈ B[2] such that
y1[2] := x
1
[n][i]⊗ x 1[n][j], y2[2] := x 2[n][i]⊗ x 2[n][j], y3[2] := x 3[n][i]⊗ x 3[n][j].
Let F[2] denote the corresponding bitwise bitvector function of width 2 with F[2] ' F[n]. Then
F[2](y1[2],y2[2],y3[2]) = 0[2] and y1[2] 6= y2[2] and y2[2] 6= y3[2], i.e. 〈y1[2],y2[2],y3[2]〉 is a satisfying
solution of BvSAT(F[2], I).
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Now let x 1[2],x
2
[2],x
3
[2] ∈ B[2] such that 〈x 1[2],x 2[2],x 3[2]〉 is a satisfying solution of BvSAT(F[2], I).
Then, according to Corollary 4.25, 〈signExt[n](x 1[2]), signExt[n](x 2[2]), signExt[n](x 3[2])〉 is a satis-
fying solution of BvSAT(F[n], I). As a result, we have shown that
BvSAT(F[n], {{1, 2}, {2, 3}}) is satisfiable ⇐⇒ BvSAT(F[2], {{1, 2}, {2, 3}}) is satisfiable
for all n ≥ 2 and all bitwise bitvector functions F[n]. Accordingly, deciding satisfiability of
BvSAT(F[n], {{1, 2}, {2, 3}}) can always be reduced in a one-to-one fashion to determining sat-
isfiability of BvSAT(F[2], {{1, 2}, {2, 3}}). 
Example 4.37 (Satisfiability of Corresponding Bitwise BvSAT Problems) For n ≥ 2
and arbitrary bitwise bitvector functions F[n], deciding if BvSAT(F[n], {{1, 2}, {2, 3}}) is satis-
fiable cannot generally be reduced to determining satisfiability of BvSAT(F[1], {{1, 2}, {2, 3}})
with F[1] ' F[n]. To see this, let F[n] : B[n] × B[n] × B[n] −→ B[n] be defined by
F[n](x 1[n],x 2[n],x 3[n]) := neg((neg(x 1[n]) andx 2[n] andx 3[n]) or (x 1[n] andx 2[n] and neg(x 3[n])))
for all x 1[n],x
2
[n],x
3
[n] ∈ B[n]. Then F[n] is bitwise, and BvSAT(F[n], {{1, 2}, {2, 3}}) is satisfiable,
for example by
x 1[n] := 0 . . . 01, x
2
[n] := 1 . . . 11 and x
3
[n] := 1 . . . 10,
while the only satisfying solutions of F[1](x 1[1],x 2[1],x 3[1]) = 0[1], with F[1] ' F[n], are
x 1[1] := 0, x
2
[1] := 1, x
3
[1] := 1, and x
1
[1] := 1, x
2
[1] := 1, x
3
[1] := 0,
neither of which satisfies all disequalities induced by I, i.e. BvSAT(F[1], I) is unsatisfiable. 
Examples 4.36 and 4.37 show that the satisfiability threshold µ(F[n], I) for the specific F[n] and I
which are defined in Example 4.37 is 2. In Propositions 4.28 and 4.29 we have seen how general
computation of µ(F[n], I) is related to the NP-complete BvSAT problem.
Yet, Example 4.36 also yields the more general statement that for the mentioned I and for
any bitwise bitvector function F[n] of arity 3 and arbitrary width n ∈ N+ the BvSAT(F[n], I)
problem is satisfiable if and only of the corresponding BvSAT problem of width 2 is satisfiable.
That is, there possibly exists a bitwise bitvector function F[n] for which
BvSAT(F[n], {{1, 2}, {2, 3}}) is satisfiable ⇐⇒ BvSAT(F[1], {{1, 2}, {2, 3}}) is satisfiable,
holds, but as we have seen, this is not the case for all bitwise F[n]. However, the following holds:
∀ bitwise F[n] of arity 3 : µ(F[n], {{1, 2}, {2, 3}}) ≤ 2 ,
and furthermore we know that 2 is the minimum bitvector width for which this is true. This
concept is captured by the following definition.
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Definition 4.38 (Global Satisfiability Threshold) Let k ∈ N+ and let I ⊆ { e ⊆
{1, . . . , k} | |e | = 2 }. The global satisfiability threshold ν(k, I) for k-ary bitwise bitvector
functions and I is defined as:
ν(k, I) := max {µ(F[n], I) | n ∈ N+ ∧ F[n] k−ary and bitwise ∧ BvSAT(F[n], I) satisfiable }

The main contribution of this chapter is the result that the global satisfiability threshold ν(k, I)
is always a well-defined natural number, and that, although general computation of µ(F[n], I) is
related to NP-completeness as stated before, ν(k, I) can be efficiently computed for each k ∈ N+
and for arbitrary sets I of disequality constraints. This is shown in the rest of this section. First,
we address the case that for a given I the disequality graph G6=(k, I) is connected.
Theorem 4.39 (Width Reduction) Let k ∈ N+ and let I ⊆ { e ⊆ {1, . . . , k} | |e | = 2 }
such that the corresponding disequality graph G6=(k, I) is connected. Let n ∈ N+ and let
m := min (n, max (1, k − 1))
Then for each family (F[i])i∈N+ of corresponding k-ary bitwise bitvector functions the follow-
ing holds:
BvSAT(F[n], I) satisfiable ⇐⇒ BvSAT(F[m], I) satisfiable
Proof: Let k ∈ N+ and let I ⊆ { e ⊆ {1, . . . , k} | |e | = 2 } be a set of disequality constraints for
k bitvectors such that the corresponding disequality graph G6=(k, I) is connected. Let n ∈ N+
and let F[n] be an arbitrary k-ary bitwise bitvector function on bitvectors of width n. Let
m := min (n, max (1, k− 1)), and let F[m] be the corresponding k-ary bitwise bitvector function
on bitvectors of width m with F[m] ' F[n].
⇐= Assume that BvSAT(F[m], I) is satisfiable. Because n ≥ m holds, Proposition 4.24 yields
that BvSAT(F[n], I) is satisfiable.
=⇒ Assume that BvSAT(F[n], I) is satisfiable. If k = 1, then I = ∅ and m = 1, and Theo-
rem 4.8 yields correctness of Theorem 4.39. Assume k ≥ 2. If n ≤ k − 1, then m = n, and
Theorem 4.39 holds. Assume n > k − 1. Then m = k − 1. Let x 1[n], . . . ,x k[n] ∈ B[n] such that
S := 〈x 1[n], . . . ,x k[n]〉 is a satisfying solution of BvSAT(F[n], I).
Then S satisfies I, and, according to Theorem 4.34, there exist i1, . . . , ik−1 ∈ {0, . . . , n − 1}
such that S[i1] ⊗ . . . ⊗ S[ik−1] satisfies I. Furthermore we have F[n](x 1[n], . . . ,x k[n]) = 0[n], and
thus, according to Theorem 4.9, S[i1]⊗ . . .⊗ S[ik−1] is a satisfying solution of BvSAT(F[k−1]).
Consequently, BvSAT(F[k−1], I) = BvSAT(F[m], I) is satisfiable. 
Theorem 4.39 yields that, if the disequality graph G6=(F[n], I) is connected, then satisfiability
of a bitwise BvSAT problem for bitvectors of width n, induced by an arbitrary k-ary bitwise
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bitvector function F[n] and the disequality constraints of I, can be reduced to satisfiability of the
corresponding bitwise BvSAT problem for bitvectors of width m while preserving satisfiability
in a one-to-one fashion.
The next theorem yields that the amount of reduction down to m bits which is proposed in
Theorem 4.39 is optimal in the sense that further reduction down to < m bits violates a general
one-to-one preservation of satisfiability (note that for k ≤ 2 we have m = 1 which obviously
already is the optimum reduction; furthermore note that for k > 2 and n = k − 1 we have
m = k − 1):
Theorem 4.40 (Minimality) Let k ∈ N+ with k > 2. Let I ⊆ { e ⊆ {1, . . . , k} | |e | = 2 }
such that the corresponding disequality graph G6=(k, I) is connected. Then there exists a family
(F[i])i∈N+ of corresponding k-ary bitwise bitvector functions such that
BvSAT(F[k−1], I) is satisfiable ∧ BvSAT(F[k−2], I) is not satisfiable
Proof: Let k ∈ N+ with k > 2. Let I ⊆ { e ⊆ {1, . . . , k} | |e | = 2 } such that the corresponding
disequality graph G6=(k, I) is connected. We will construct a satisfying solution of I which is
of width k − 1, and from that we will construct a Boolean bitvector function which “accepts”
(evaluates to zero) exactly all the columns of this satisfying solution. Then we show that the
corresponding enhanced bitwise BvSAT problem is satisfiable for bitvector width k− 1, but not
for width k − 2.
Let p := |I| and let e1, . . . , ep ⊆ {1, . . . , k} with |ei| = 2 for all i ∈ {1, . . . , p}, such that
I := {e1, . . . , ep}, as illustrated below.
e1
e2
e3
. . .
. . .
. . .
. . .
ep
G6=(k, I)
Let m := k − 1. Let J ⊆ I such that G6=(k, J) is a spanning tree of G6=(k, I). Then G6=(k, J) is
connected, and |J | = m. Let c0, . . . , cm−1 ∈ {1, . . . , p} such that J = {ec0 , . . . , ecm−1}.
ec0
ec1 ec2
. . .
. . .
ecm−1
G6=(k, J)
For each j ∈ {0, . . . ,m− 1}, let y1,j[1], . . . ,yk,j[1] ∈ B[1] be defined in the following way:
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After removing edge ecj from the spanning tree J , G6=(k, J \ {ecj}) has exactly two connected
components, say G0 ⊆ {1, . . . , k} and G1 ⊆ {1, . . . , k}, as shown in the figure below.
ec0
ec1
. . .
ecj
. . .
ecm−1
G6=(k, J \ {ecj})
G0
G1
For each i ∈ {1, . . . , k} define
y i,j[1] :=
 0[1] if i ∈ G01[1] if i ∈ G1
Then 〈y1,j[1], . . . ,yk,j[1]〉 satisfies ecj , and moreover, any other disequality constraint e′ ∈ J \ ecj is
not satisfied by 〈y1,j[1], . . . ,yk,j[1]〉, i.e. 〈y1,j[1], . . . ,yk,j[1]〉 satisfies exactly one disequality constraint
of J . Let x 1[m], . . . ,x
k
[m] ∈ B[m] such that x i[m][j] := y i,j[1] for all i ∈ {1, . . . , k} and all j ∈
{0, . . . ,m−1}. Let S := 〈x 1[m], . . . ,x k[m]〉. Then S[j] = 〈y1,j[1], . . . ,yk,j[1]〉 for all j ∈ {0, . . . ,m−1}.
Hence S satisfies J , since for all j ∈ {0, . . . ,m− 1} S[j] satisfies ecj .
Now, let e ∈ I \ J , say e = {a, b} for a, b ∈ {1, . . . , k}. Because G6=(k, J) is a spanning tree of
G6=(k, I) and thus connected, there exists a path φ in G6=(k, J) which leads from a to b. Let
j ∈ {0, . . . ,m− 1} such that ecj ∈ J is an edge on φ, say ecj = {c, d} for c, d ∈ {1, . . . , k}. Then,
in G6=(k, J \ {ecj}), a and b are not in the same connected component, as illustrated below.
ec1
. . .
e
a
b
c
d
ecj
. . .
ecm−1
G6=(k, J)
G0
G1
φ
Furthermore, c and d are in different connected components of G6=(k, J \ {ecj}). Without loss of
generality, we can assume that a is in the same component as c, and b is in the same component
as d. By construction, S[j] = 〈y1,cj[1] , . . . ,yk,cj[1] 〉 satisfies ecj , with ya,cj[1] = y c,cj[1] and y b,cj[1] = yd,cj[1] .
Then y c,cj[1] 6= y
d,cj
[1] yields y
a,cj
[1] 6= y
b,cj
[1] and thus S[j] satisfies e.
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Hence S = 〈x 1[m], . . . ,x k[m]〉 satisfies all disequality constraints of I. Furthermore, all columns
S[i] and S[j] of S with i, j ∈ {0, . . . ,m− 1} and i 6= j are mutually different. We now construct
a k-ary bitwise bitvector function F[m] of width m, such that F[m](S′) = 0[m] if and only if S′ is
a composition of columns of S. Therefore, let B[1] : B[1] × . . .× B[1]︸ ︷︷ ︸
k
−→ B[1] be defined by:
B[1](z 1[1], . . . , z k[1]) := neg
(
OR
j ∈ {0, ... ,m−1}
( ( AND
i ∈ {1, ... , k}
with
y
i,cj
[1]
= 1[1]
z j[1] ) and ( AND
i ∈ {1, ... , k}
with
y
i,cj
[1]
= 0[1]
neg(z j[1] )) )
)
for all z 1[1], . . . , z
k
[1] ∈ B[1]. Then we have:
B[1](z 1[1], . . . , z k[1]) = 0[1] ⇐⇒ ∃ j ∈ {0, . . . ,m−1} : 〈z 1[1], . . . , z k[1]〉 = 〈y1,cj[1] , . . . ,yk,cj[1] 〉
= S[j]
Let F[m] be the k-ary bitwise bitvector function on bitvectors of width m with characteristic
Boolean function B[1], i.e. F[m] ' B[1]. Then we have:
F[m](S′) = 0[m] ⇐⇒ ∀ j ∈ {0, . . . ,m−1} ∃ i ∈ {0, . . . ,m−1} : S′[j] = S[i]
Hence, S is a satisfying solution of BvSAT(F[m], I), i.e. BvSAT(F[m], I) is satisfiable, and each
satisfying solution of BvSAT(F[m], I) can be characterized as stated above.
We now show that BvSAT(F[m−1], I) is unsatisfiable, where F[m−1] denotes to correspond-
ing k-ary bitwise bitvector function on bitvectors of width m − 1 with F[m−1] ' F[m]. Let
z 1[m−1], . . . , z
k
[m−1] ∈ B[m−1] such that F[m−1](z 1[m−1], . . . , z k[m−1]) = 0[m−1]. Because B[1] is also
the characteristic Boolean function of F[m−1], then 〈z 1[m−1], . . . , z k[m−1]〉 is a composition of
columns of S = 〈x 1[m], . . . ,x k[m]〉.
Because z 1[m−1], . . . , z
k
[m−1] are bitvectors of width m−1, and because x 1[m], . . . ,x k[m] are bitvec-
tors of width m, there exists j ∈ {0, . . . ,m− 1} such that
∀ i ∈ {0, . . . ,m− 2} : 〈z 1[m−1], . . . , z k[m−1]〉[i] 6= S[j]
But then disequality constraint ecj ∈ J is not satisfied by 〈z 1[m−1], . . . , z k[m−1]〉. As the above
reasoning holds for all 〈z 1[m−1], . . . , z k[m−1]〉 with F[m−1](z 1[m−1], . . . , z k[m−1]) = 0[m−1], we con-
clude that BvSAT(F[m−1], I) is unsatisfiable. 
In Theorems 4.39 and 4.40 we have addressed the satisfiability problem for bitwise bitvector
functions and bitvector disequalities while assuming the corresponding disequality graphs to
be connected. Both theorems are now generalized for arbitrary instances of the satisfiability
problem.
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Theorem 4.41 (Satisfiability of BvSAT) Let k ∈ N+ and I ⊆ { e ⊆ {1, . . . , k} | |e | = 2 }.
Let p ∈ N+ be the number of connected components of the corresponding disequality graph
G6=(k, I). Let n ∈ N+ and let
m := min (n, max (1, k − p))
Then for each family (F[i])i∈N+ of corresponding k-ary bitwise bitvector functions the follow-
ing holds:
BvSAT(F[n], I) is satisfiable ⇐⇒ BvSAT(F[m], I) is satisfiable
i.e. BvSAT problems for bitvectors of width n, induced by an arbitrary set of disequality
constraints I and an arbitrary bitwise bitvector function F[n], can be reduced to the corre-
sponding bitwise satisfiability problem for bitvectors of width m while preserving satisfiability
in a one-to-one fashion.
Proof: Let k ∈ N+ and let I ⊆ { e ⊆ {1, . . . , k} | |e | = 2 }. Let p ∈ N+ be the number of
connected components of the corresponding disequality graph G6=(k, I). Let n ∈ N+ and let F[n]
be a k-ary bitwise bitvector function on bitvectors of width n. Let m := min (n, max (1, k− p)),
and let F[m] denote the corresponding k-ary bitwise bitvector function on bitvectors of width m
with F[m] ' F[n].
⇐= Assume that BvSAT(F[m], I) is satisfiable. Because n ≥ m holds, Proposition 4.24 yields
that BvSAT(F[n], I) is satisfiable.
=⇒ Assume that BvSAT(F[n], I) is satisfiable. If k = 1, then I = ∅ and m = 1, and Theo-
rem 4.8 yields correctness of Theorem 4.41. Assume k ≥ 2. If n ≤ k − 1, then m = n, and
Theorem 4.41 holds. Assume n > k − 1. Then m = k − 1. Let x 1[n], . . . ,x k[n] ∈ B[n] such that
S := 〈x 1[n], . . . ,x k[n]〉 is a satisfying solution of BvSAT(F[n], I).
Then S satisfies I, and according to Theorem 4.35 there exist i1, . . . , ik−p ∈ {0, . . . , n − 1}
such that S[i1]⊗ . . .⊗ S[ik−p] satisfies I. Furthermore, we have F[n](x 1[n], . . . ,x k[n]) = 0[n], and
thus, according to Theorem 4.9, S[i1]⊗ . . .⊗ S[ik−p] is a satisfying solution of BvSAT(F[k−p]).
Consequently, BvSAT(F[k−p], I) = BvSAT(F[m], I) is satisfiable. 
Theorem 4.42 (Minimality) Let k ∈ N+ with k > 2. Let I ⊆ { e⊆{1, . . . , k} | |e |=2 }.
Let p ∈ N+ be the number of connected components of the corresponding disequality graph
G6=(k, I). Then there exists a family (F[i])i∈N+ of corresponding k-ary bitwise bitvector func-
tions such that
BvSAT(F[k−p], I) is satisfiable ∧ BvSAT(F[k−p−1], I) is not satisfiable
Proof: Let k ∈ N+ with k > 2. Let I ⊆ { e ⊆ {1, . . . , k} | |e | = 2 }. Let p ∈ N+ be the
number of connected components of the corresponding disequality graph, and let m := k − p.
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Let C1, . . . , Cp ⊆ {1, . . . , k} be the connected components of G6=(k, I). For each i ∈ {1, . . . , p}
let ki := |Ci| and let a1i , . . . , akii ∈ {1, . . . , k} such that Ci = {a1i , . . . , akii }. Furthermore, let
Ii := { e ∈ I | e ⊆ Ci } be the set of disequality constraints related to component Ci.
G6=(k, I)
Ci
C1
. . . Cp
a1i
a2i
. . .
akiiCi = {a1i , . . . , akii }
Ii = { {a1i , a2i }, . . . }
Let I ′i := { {α, β} | α, β ∈ {1, . . . , ki} ∧ {aαi , aβi } ∈ Ii }. Then G6=(ki, I ′i) is connected.
G6=(ki, I ′i)
1
2
. . .
ki
I ′i = { {1, 2}, . . . }
Let mi := ki − 1. According to Theorem 4.40, there exists a ki-ary bitwise bitvector function
F i[mi] such that BvSAT(F i[mi], I ′i) is satisfiable and BvSAT(F i[mi−1], I ′i) is not satisfiable. For
each i ∈ {1, . . . , p} let B i[1] be the characteristic Boolean function of the respective F i[mi], and let
B[1] : B[1] × . . .× B[1]︸ ︷︷ ︸
k
−→ B[1]
be defined by
B[1](x 1[1], . . . ,x k[1]) :=

0[1] if ∃ i ∈ {1, . . . , p} : B i[1](x
a1i
[1], . . . ,x
a
ki
i
[1] ) = 0[1] ∧
∀ j ∈ {1, . . . , p} \ {i} ∀ l ∈ {1, . . . , kj} : x a
l
j
[1] = 0[1]
1[1] else
for all x 1[1], . . . ,x
k
[1] ∈ B[1] (an illustration of the construction is given on the next page), and let
F[m] be the corresponding k-ary bitwise bitvector function with characteristic Boolean function
B[1], i.e. F[m] ' B[1]. We now show that BvSAT(F[m], I) is satisfiable and that BvSAT(F[m−1], I)
is not satisfiable.
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For each i ∈ {1, . . . , p}, let x i,1[mi], . . . ,x
i,ki
[mi]
∈ B[mi] such that 〈x i,1[mi], . . . ,x
i,ki
[mi]
〉 is a satisfying
solution of BvSAT(F i[mi], I ′i). Then all columns of 〈x i,1[mi], . . . ,x
i,ki
[mi]
〉 are pairwise distinct from
each other, and BvSAT(F i[mi−1], I ′i) is not satisfiable. Let y1[mi], . . . ,yk[mi] ∈ B[mi] with
y j[mi] :=
 x
i,l
[mi]
if ∃ l ∈ {1, . . . , ki} : ali = j
0[mi] else
Let Si := 〈y1[mi], . . . ,yk[mi]〉. Then Si is a satisfying solution of BvSAT(F[mi], Ii), and for each
e ∈ I \ Ii we have that Si does not satisfy e. Now define S := S1 ⊗ . . . ⊗ Sp. Then S is of
width m, because ∑
i∈{1,...,p}
mi =
∑
i∈{1,...,p}
(ki − 1) = k − p = m ,
and by construction S is a satisfying solution of BvSAT(F[m], I). Hence, BvSAT(F[m], I) is
satisfiable. The construction of S is illustrated below.
0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0
. . . . .
0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0
. . . . .
0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0
. . . . .
0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0
. . . . .
0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0
. . . . .
0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0
. . . . .
0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0
. . . . .
0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0
. . . . .
0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0
. . . . .
0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0
. . . . .
0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0
. . . . .
1
1
0
0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0
. . . . .
. . . . .
1
1
0
0
1
1
C1C2 . . .Cp
x
a11
[m]
...
x
a
k1
1
[m]
x
a12
[m]
...
x
a
k2
2
[m]
x
a13
[m]
...
x
a
k3
3
[m]
x
a1p
[m]
...
x
a
kp
p
[m]
︸ ︷︷ ︸
S1∈SBvSAT
(F[m1], I1)
︸ ︷︷ ︸
S2∈SBvSAT
(F[m2], I2)
︸ ︷︷ ︸
...
︸ ︷︷ ︸
Sp∈SBvSAT
(F[mp], Ip)︸ ︷︷ ︸
S ∈ SBvSAT(F[m],I)
∈ SBvSAT
(F 1[m1], I ′1)
∈ SBvSAT
(F 2[m2], I ′2)
∈ SBvSAT
(F p[mp], I ′p)
k =
∑
i∈{1,...,p}
ki

B[1]. . .
Due to the definition of B[1], the satisfiability problem BvSAT(B[1]) has exactly m satisfying
solutions. As S is of width m, and as all columns of S are pairwise distinct from each other, the
set of satisfying solutions of BvSAT(B[1]) consists exactly of the columns of S.
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Assume that BvSAT(F[m−1], I) is satisfiable, and let S′ be a satisfying solution. Because
F[m−1] ' B[1], then S′ is a composition of m − 1 columns of S, and as all columns of S are
distinct, there must exist j ∈ {0, . . . ,m− 1} such that S[j] is different from all columns of S′.
But then there exists i ∈ {1, . . . , p} for which BvSAT(F[mi−1], Ii) is satisfiable and for which thus
BvSAT(F i[mi−1], I ′i) is also satisfiable. This is contradictory to the selection of F i[mi] according
to Theorem 4.40.  
From Theorem 4.41 and Theorem 4.42 we can now conclude that the global satisfiability thresh-
old for bitwise bitvector functions and sets of disequality constraints is efficiently computable.
Theorem 4.43 (Efficient Computability of ν(k, I)) Let k ∈ N+ and let I ⊆ { e ⊆
{1, . . . , k} | |e | = 2 }. Let p ∈ N+ be the number of connected components of the corre-
sponding disequality graph G6=(k, I). Then we have
ν(k, I) = max (1, k − p)
Proof: Let k ∈ N+ and let I ⊆ { e ⊆ {1, . . . , k} | |e | = 2 } be a set of disequality constraints.
Let p ∈ N+ be the number of connected components of the corresponding disequality graph
G6=(k, I). Define:
q := max (1, k − p)
Let n ∈ N+ and let F[n] be a k-ary bitwise bitvector function on bitvectors of width n, such
that BvSAT(F[n], I) is satisfiable, and let m := min(n, max(1, k − p)). Then Theorem 4.41
yields that BvSAT(F[m], I) is also satisfiable. Since m ≤ q, we can conclude µ(F[n], I) ≤ q, and
therefore
ν(k, I) ≤ q
Furthermore, according to Theorem 4.42, there exists a family (F[i])i∈N+ of k-ary bitwise bitvec-
tor functions such that BvSAT(F[q], I) is satisfiable, and BvSAT(F[q−1], I) is not satisfiable.
Then µ(F[m], I) = q, and thus
ν(k, I) ≥ q
Hence, we have ν(k, I) = q = max (1, k − p). 
We conclude this chapter by presenting a further generalization of Theorem 4.41. Given a set I
of disequality constraints, we characterize satisfiability of BvSAT for bitwise bitvector functions
and for arbitrary subsets I ′ of I.
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Theorem 4.44 (Main Theorem) Let k ∈ N+ and let I ⊆ { e ⊆ {1, . . . , k} | |e | = 2 }.
Let p ∈ N+ be the number of connected components of the corresponding disequality graph
G6=(k, I). Let n ∈ N+ and let
m := min(n, max(1, k − p))
Then for all k-ary bitwise bitvector functions F[n] and all I ′ ⊆ I the following holds:
BvSAT(F[n], I ′)
is satisfiable ⇐⇒
BvSAT(F[m], I ′)
is satisfiable
Proof: Let k ∈ N+ and let I ⊆ { e ⊆ {1, . . . , k} | |e| = 2 }. Let p ∈ N+ be the number of
connected components of the corresponding disequality graph G6=(k, I). Let n ∈ N+ and let
m := min(n,max(1, k − p)). Let F[n] be a k-ary bitwise bitvector function of width n. Let F[m]
denote the corresponding bitwise bitvector function of width m with F[m] ' F[n] and let I ′ ⊆ I.
According to Proposition 4.24 we then have:
BvSAT(F[m], I ′) =⇒ BvSAT(F[n], I ′)
Let p′ ∈ N+ be the number of connected components of the disequality graph G6=(k, I ′). Because
of I ′ ⊆ I we then have p′ ≥ p. Let m′ := min(n,max(1, k − p′)). Then Theorem 4.41 yields:
BvSAT(F[n], I ′) ⇐⇒ BvSAT(F[m′], I ′) (4.1)
Furthermore we have:
p′ ≥ p =⇒ k − p ≥ k − p′
=⇒ max(1, k − p) ≥ max(1, k − p′)
=⇒ min(n,max(1, k − p)) ≥ min(n,max(1, k − p′))
=⇒ m ≥ m′
and thus according to Proposition 4.24
BvSAT(F[m′], I ′) =⇒ BvSAT(F[m], I ′) (4.2)
Then (4.1) and (4.2) yield
BvSAT(F[n], I ′) =⇒ BvSAT(F[m], I ′)
and hence Theorem 4.44 holds. 
76
4.9 Order Constraints
In this section, the previous results are further refined by showing that all reduction theorems
which have been presented so far are still valid if the requirement of disequality of bitvectors in
the enhanced BvSAT problem is replaced by strict inequality of bitvectors.
Definition 4.45 (Strict Inequality) Let n ∈ N+. Strict inequality of fixed-size bitvec-
tors of width n is defined as follows:
x [n] < y [n] :⇐⇒ bv2nat(x [n]) < bv2nat(y [n])
for x [n],y [n] ∈ B[n]. 
Strict inequality can be characterized in the following way:
Proposition 4.46 (Strict Inequality) Let n ∈ N+ and let x [n],y [n] ∈ B[n]. Then the
following holds:
x [n] < y [n] ⇐⇒ ∃ i ∈ {0, . . . , n−1} : (x [n][i] < y [n][i] ) ∧
∀ j ∈ {0, . . . , n−1} : ( j ≥ i =⇒ x [n][j] ≤ y [n][j] )
Proof: =⇒ Let n ∈ N+ and let x [n],y [n] ∈ B[n] with x [n] < y [n]. According to Definition 4.45,
we have bv2nat(x [n]) < bv2nat(y [n]) and thus x [n] 6= y [n]. Let
c := max { i ∈ {0, . . . , n− 1} | x [n][i] 6= y [n][i] } . (4.3)
Then x [n][n−1, c+1] = y [n][n−1, c+1], x [n][c] 6= y [n][c] and bv2nat(x [n][c, 0]) < bv2nat(y [n][c, 0]).
Assume x [n][c] = 1[1] and y [n][c] = 0[1]. Then
bv2nat(x [n][c, 0]) < bv2nat(y [n][c, 0])
=⇒ ∑
0≤i≤c
x [n][i] · 2i <
∑
0≤i≤c
y [n][i] · 2i
=⇒ x [n][c] · 2c +
∑
0≤i<c
x [n][i] · 2i < y [n][c] · 2c +
∑
0≤i<c
y [n][i] · 2i
=⇒ 2c + ∑
0≤i<c
x [n][i] · 2i < 0 +
∑
0≤i<c
y [n][i] · 2i
=⇒ 2c < ∑
0≤i<c
1 · 2i
=⇒ 2c < 2c − 1  
Hence, we have x [n][c] = 0[1] and y [n][c] = 1[1] and thus x [n][c] < y [n][c], and, according to (4.3),
for all j ∈ {c+ 1, . . . , n− 1} we have x [n][j] = y [n][j] and thus x [n][j] ≤ y [n][j].
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⇐= Let n ∈ N+ and let x [n],y [n] ∈ B[n]. Let c ∈ {0, . . . , n− 1} with x [n][c] < y [n][c],
and for all j ∈ {c + 1, . . . , n−1} let x [n][j] ≤ y [n][j]. Then x [n][c] = 0[0], y [n][c] = 1[1], and
x [n][n− 1, c+ 1] ≤ y [n][n− 1, c+ 1], and we have:
bv2nat(x [n][n− 1, c+ 1]) ≤ bv2nat(y [n][n− 1, c+ 1])
=⇒ ∑
c<i≤n−1
x [n][i] · 2i ≤
∑
c<i≤n−1
y [n][i] · 2i
=⇒ ∑
0≤i<c−1
x [n][i] · 2i +
∑
c<i<n−1
x [n][i] · 2i < 2c +
∑
0≤i<c−1
y [n][i] · 2i
=⇒ ∑
0≤i<n−1
x [n][i] · 2i < 2c +
∑
0≤i<c−1
y [n][i] · 2i
=⇒ bv2nat(x [n]) < bv2nat(y [n][n− 1, c])
=⇒ x [n] < y [n] 
Strict inequalities are also referred to as order constraints. Satisfying solutions of disequality
constraints can be reduced while preserving order constraints.
Theorem 4.47 (Order Constraints and Disequality Graphs) Let k ∈ N+ and I ⊆
{ e ⊆ {1, . . . , k} | |e | = 2 } with I 6= ∅. Let p ∈ N+ be the number of connected components
of the corresponding disequality graph G6=(k, I). Let n ∈ N+ and x 1[n], . . . ,x k[n] ∈ B[n] such
that S := 〈x 1[n], . . . ,x k[n]〉 satisfies I. Let m := max (1, k − p). Then there exist columns
j1, . . . , jm ∈ {0, . . . , n− 1} and bitvectors y1[m], . . . ,yk[m] ∈ B[m] such that
S′ = 〈y1[m], . . . ,yk[m]〉 := S[j1] ⊗ . . . ⊗ S[jm]
is a composition of columns of S which satisfies I and for which the following holds:
∀ {i, j} ∈ I : (x i[n] > x j[n] =⇒ y i[m] > y j[m]) ∧ (x i[n] < x j[n] =⇒ y i[m] < y j[m])
i.e. there exists a satisfying solution S′ of I which is of width m and which preserves all
order constraints of I in the same way as they are satisfied by S.
Proof: Let k ∈ N+ and let I ⊆ { e ⊆ {1, . . . , k} | |e | = 2 } with I 6= ∅. Let p ∈ N+ be the
number of connected components of the corresponding disequality graph G6=(k, I). Let n ∈ N+
and x 1[n], . . . ,x
k
[n] ∈ B[n] such that S := 〈x 1[n], . . . ,x k[n]〉 satisfies I.
Let q := |I| and let e1, . . . , eq ⊆ {1, . . . , k} with |ei| = 2 for all i ∈ {1, . . . , q}, such that
I = {e1, . . . , eq}. According to Lemma 4.17, there exist columns c1, . . . , cq ∈ {0, . . . , n − 1}
such that for each i ∈ {1, . . . , q}, disequality constraint ei is satisfied by S[ci]. Without loss of
generality, let each c1, . . . , cq be chosen as
ci := max { j ∈ {0, . . . , n− 1} | S[j] satisfies ei } (4.4)
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for each i ∈ {1, . . . , q}, i.e. each S[ci] is the leftmost column of S which satisfies disequality
constraint ei. Let σ : {0, . . . , q − 1} −→ {1, . . . , q} be a bijection with
cσ(0) ≤ cσ(1) ≤ . . . ≤ cσ(q−1) (4.5)
i.e. σ enumerates c1, . . . , cq in increasing order. Then for each i ∈ {0, . . . , q− 1} column S[cσ(i)]
satisfies disequality constraint eσ(i). We construct a selection of k−p columns of S by determining
j0, . . . , jk−p−1 ∈ {0, . . . , q− 1} such that S[cσ(jk−p−1)] ⊗ . . . ⊗ S[cσ(j1)] ⊗ S[cσ(j0)] satisfies I.
Therefore, initially let J := I and i := q − 1 and b := k − p. Then j0, . . . , jk−p−1 are computed
in the following way:
1. If b = 0 then stop.
2. If eσ(i) /∈ J then continue with step 4, otherwise:
(a) Decrease b by one, i.e. let b := b− 1, and let jb := i. Then S[cσ(jb)] satisfies eσ(jb).
(b) If G6=(k, J \ {eσ(i)}) has more connected components than G6=(k, J), then continue
with step 3. Otherwise eσ(i) lies on a cycle, say γ, in G6=(k, J).
(c) According to Theorem 4.32 then there exists e′ ∈ J on the same cycle γ with e′ 6= eσ(i)
such that S[cσ(jb)] also satisfies e
′. Remove e′ from J , i.e. let J := J \ { e′ }, and
repeat step 2(b).
3. Remove eσ(i) from J , i.e. let J := J \ { eσ(i) }.
4. Decrease i by one, i.e. let i := i− 1, and continue with step 1.
The procedure given above determines j0, . . . , jk−p−1 such that eσ(j0), . . . , eσ(jk−p−1) form a span-
ning tree of G6=(k, I). This is done by successively destroying cycles and removing edges from
G6=(k, J). The initial value k − p of b is decreased whenever an edge is removed which does not
lie on any cycle. In that case, the number of connected components of G6=(k, J) increases. The
maximum number of connected components, which can be reached, is k, and the initial number
of connected components is p. Thus b is decreased exactly k − p times, i.e. finally b = 0 holds
and the procedure terminates. Furthermore we have:
j0 < j1 < . . . < jk−p−1 (4.6)
and thus according to (4.5) we conclude:
cσ(j0) ≤ cσ(j1) ≤ . . . ≤ cσ(jk−p−1) (4.7)
Let
S′ := S[cσ(jk−p−1)] ⊗ . . . ⊗ S[cσ(j1)] ⊗ S[cσ(j0)]
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and let y1[k−p], . . . ,y
k
[k−p] ∈ B[k−p] such that S′ = 〈y1[k−p], . . . ,yk[k−p]〉. Then S′ satisfies I (cf.
proofs of Theorems 4.34 and 4.35 in Section 4.7).
Now, let l ∈ {0, . . . , q − 1} and let i, j ∈ {1, . . . , k} such that eσ(l) = {i, j}. Assume that S
satisfies eσ(l) with x i[n] < x
j
[n]. Then according to (4.4) and Proposition 4.46 we have:
(x i[n][cσ(l)] < x
j
[n][cσ(l)] ) ∧ ∀ t ∈ {0, . . . , n− 1} : ( t ≥ cσ(l) =⇒ x i[n][t] ≤ x j[n][t] ) (4.8)
Case 1 : Edge eσ(l) was removed from J in step 3 of the above given procedure. Then there
exists w ∈ {0, . . . , k − p− 1} such that l = jw. Then S[cσ(jw)] satisfies eσ(l), and because of
S′[w] = S[cσ(jw)] = S[cσ(l)]
then S′[w] satisfies eσ(l). Furthermore, we then have:
y i[k−p][w] = x
i
[n][cσ(l)] ∧ y j[k−p][w] = x j[n][cσ(l)]
and (4.8) yields y i[q][l] < y
j
[q][l]. Now, let v ∈ {0, . . . , k − p − 1} with v ≥ w. Then (4.6),
(4.5) and (4.8) yield:
v ≥ w =⇒ jv ≥ jw
=⇒ cσ(jv) ≥ cσ(jw)
=⇒ cσ(jv) ≥ cσ(l)
=⇒ x i[n][cσ(jv)] ≤ x j[n][cσ(jv)]
=⇒ y i[k−p][v] ≤ y j[k−p][v]
Proposition 4.46 then yields y i[k−p] < y
j
[k−p].
Case 2 : Edge eσ(l) was removed from J in step 2(c) of the above given procedure. Then there
exist l′ ∈ {0, . . . , q − 1} and w ∈ {0, . . . , k − p − 1} such that eσ(l′) was selected earlier in
step 2 and removed from J in step 3 and l′ = jw and S[cσ(jw)] satisfies both eσ(l′) and eσ(l).
Because of (4.4) then
cσ(l) ≥ cσ(jw) = cσ(l′)
Furthermore l < l′, and thus due to (4.5)
cσ(l) ≤ cσ(l′) = cσ(jw)
and hence cσ(l) = cσ(l′) = cσ(jw). Then
S′[w] = S[cσ(jw)] = S[cσ(l)]
and S′[w] satisfies eσ(l). Furthermore, we then have:
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y i[k−p][w] = x
i
[n][cσ(l)] ∧ y j[k−p][w] = x j[n][cσ(l)]
and (4.8) yields y i[q][l] < y
j
[q][l]. Now, let v ∈ {0, . . . , k − p − 1} with v ≥ w. Then (4.6),
(4.5) and (4.8) yield:
v ≥ w =⇒ jv ≥ jw
=⇒ cσ(jv) ≥ cσ(jw)
=⇒ cσ(jv) ≥ cσ(l)
=⇒ x i[n][cσ(jv)] ≤ x j[n][cσ(jv)]
=⇒ y i[k−p][v] ≤ y j[k−p][v]
Proposition 4.46 then yields y i[k−p] < y
j
[k−p].
As l and thus eσ(l) = {i, j} was chosen arbitrarily, and as σ is bijective, we have shown:
∀ {i, j} ∈ I : x i[n] < x j[n] ⇐⇒ y i[k−p] < y j[k−p]
Thus, S′ is a satisfying solution of I which exactly preserves all order constraints of I which are
satisfied by S. 
As a result, Theorem 4.44 can be refined in the following way:
Theorem 4.48 (Order Constraints) Let k ∈ N+ and let I ⊆ { e ⊆ {1, . . . , k} | |e | = 2 }.
Let p ∈ N+ be the number of connected components of the corresponding disequality graph
G6=(k, I). Let n ∈ N+ and let
m := min(n, max(1, k − p))
Let I ′ ⊆ I and let (F[i])i∈N+ be a family of corresponding k-ary bitwise bitvector func-
tions. Assume that BvSAT(F[n], I ′) is satisfiable, and let x 1[n], . . . ,x k[n] ∈ B[n] such that
S := 〈x 1[n], . . . ,x k[n]〉 is a satisfying solution of BvSAT(F[n], I ′).
Then there exist y1[m], . . . ,y
k
[m] ∈ B[m] such that S′ := 〈y1[m], . . . ,yk[m]〉 is a satisfying solution
of BvSAT(F[m], I ′) and the following holds:
∀ {i, j} ∈ I ′ : (x i[n] > x j[n] =⇒ y i[m] > y j[m]) ∧ (x i[n] < x j[n] =⇒ y i[m] < y j[m])
i.e. there exists a satisfying solution of BvSAT(F[m], I ′) which strictly preserves all order
constraints of I ′ which are satisfied by S.
Proof: Follows from Theorem 4.44 and Theorem 4.47. 
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Chapter 5
Bitvector Terms and Systems of
Bitvector Equations
In this chapter, a formal language of bitvector terms is introduced which is used throughout
this thesis to specify Bounded Model Checking Problems on Register-Transfer-Level. We define
bitvector terms and systems of equations of bitvector terms and present the notion of satisfiability
and of satisfying solutions of bitvector equations. The expressiveness of the presented bitvector
language is strong enough to describe digital circuit behavior in a way such that functional
properties of a design can be verified by checking satisfiability of appropriate bitvector equations.
In addition, we show that satisfiability of bitvector equations can be characterized by BvSAT
problems. The semantics of bitvector terms is given by defining how bitvector terms are inter-
preted by bitvector functions. Thus, bitvector terms provide a means of textual representation
of bitvectors and bitvector functions, and therefore can be used to describe BvSAT problems.
5.1 Bitvector Terms
Let k ∈ N+ and let V be a finite set of k variable symbols for typed (fixed-size) bitvector variables.
Throughout this thesis, we will implicitly assume that there is always given a strict and fixed
ordering on the variable symbols, i.e. there is given a bijective function ω : {1, . . . , k} −→ V
which enumerates the symbols of V . Mostly, ω will not be stated explicitly, but will be obvious
from the context, as, for example, in the case of V = {a [8], b [8], c[8],d [8], . . . , z [8]} where ω is
assumed to be the lexicographical ordering of the variables symbols. In general, we will denote
finite ordered sets of bitvector variables as follows: for a given k ∈ N+ and n1, . . . , nk ∈ N+ let
V := {x 1[n1],x 2[n2], . . . ,x k[nk]} .
Then the ordering of the variable symbols is implicitly assumed to be given by ω(i) := x i[ni] for
all i ∈ {1, . . . , k}. The set T (V ) of well-formed bitvector terms over a set V of bitvector variables
is defined inductively over the bitvector variable symbols of V and a set of operator symbols for
operations on fixed-size bitvectors. This set includes operator symbols for all standard operators
on bitvectors which have been defined in the prior section.
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Definition 5.1 (Bitvector Terms and Widths of Bitvector Terms) Let k ∈ N+ and
let n1, . . . , nk ∈ N+. Let V = {x 1[n1], . . . ,x k[nk]} be a set of k bitvector variables of widths
n1, . . . , nk. The set T (V ) of well-formed bitvector terms over variables of V and the
width of a bitvector term t ∈ T (V ) are defined inductively in the following way:
- For each i ∈ {1, . . . , k}, let x i[ni] ∈ T (V ) and width(x i[ni]) := ni.
- For each n ∈ N+ and all 〈vn−1, . . . , v1, v0〉 ∈ B[n], let vn−1 . . . v1v0 ∈ T (V )
and width(vn−1 . . . v1v0) := n.
- If s, t ∈ T (V ), then let s⊗ t ∈ T (V ) and width(s⊗ t) := width(s) + width(t).
- If t ∈ T (V ) and i, j ∈ N with 0 ≤ i ≤ j < width(t), then let t[j, i] ∈ T (V )
and width(t[j, i]) := j − i+ 1.
- If t ∈ T (V ), then let neg(t) ∈ T (V ) and width(neg(t)) := width(t).
- If a, b, s, t ∈ T (V ) with width(a) = width(b) and width(s) = width(t), then let
- ite(a = b, s, t) ∈ T (V ) and width(ite(a = b, s, t)) := width(s),
- ite(a < b, s, t) ∈ T (V ) and width(ite(a < b, s, t)) := width(s).
- For s, t ∈ T (V ) with width(s) = width(t) and  ∈ {and, or, xor, nand, nor, xnor}
let s t ∈ T (V ) and width(s t) := width(s).
- For s, t ∈ T (V ) with width(s) = width(t) and • ∈ {,,} let s• t ∈ T (V )
and width(s• t) := width(s).
- For s, t ∈ T (V ) and m ∈ N+ with width(s) = 2width(t) · m let read(s, t) ∈ T (V )
and width(read(s, t)) := m.
- For s, t, u ∈ T (V ) with width(s) = 2width(t) · width(u) let write(s, t, u) ∈ T (V )
and width(write(s, t, u)) := width(s).
- If t ∈ T (V ), then let (t) ∈ T (V ) and width( (t) ) := width(t). 
Example 5.2 (Bitvector Terms) Let V := {a [4], b [4], c[4],x [8],y [5], z [3]} be a set of bitvector
variables. Let t be the following term:
x [8][7, 4] or x [8][3, 0] ⊗ y [5] ⊗ ite(a [4] = b [4] and c[4], z [3], 101 ) .
Then t ∈ T (V ) and width(t) = 12. 
Each bitvector term t ∈ T (V ) can be represented as a finite directed tree reflecting the structure
of sub-terms as determined by the inductive definition of bitvector terms. For each t ∈ T (V )
this graph is called the parse tree of t.
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The parse tree of the bitvector term occurring in Example 5.2 is shown in Figure 5.1 below. Leaf
nodes are labeled with bitvector variables and bitvector constants, and the remaining nodes are
labeled with bitvector operators. The edges between the nodes indicate the operator-argument
relation defined by operators and sub-terms of t. Parentheses are not explicitly represented in
the parse tree. The root node is called the top-level operator of t.
( (x [8][7, 4] or x [8][3, 0] ) ⊗ y [5] ) ⊗ ite(a [4] = b [4] and c[4], z [3], 101 )
⊗
⊗ ite
or y [5] a [4] and z [3] 101
[7, 4] [3, 0] b[4] c[4]
x [8] x [8]
Figure 5.1: Parse Tree Representation of Bitvector Terms
Parse tree representation of bitvector terms is not necessarily unique. Consider the following
examples:
a) v [8] ⊗ x [8] ⊗ y [8] ⊗ z [8]
b) x [8] and y [8] or z [8]
c) x [8]  y [8] xor z [8]
d) v [8] ⊗ x [8] and y [8] ⊗ z [8]
e) x [8] ⊗ y [8] [3, 0]
In all five examples it is not obvious from the context which of the operators is the top-level
operator, whereas for
f) x [4] ⊗ y [4] and z [8]
it can be concluded that and is the top-level operator because otherwise the term would not be
a well-formed bitvector term due to the widths of the bitvector variables.
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To avoid such ambiguities, we agree upon the following operator precedence for notation of
bitvector terms.
Definition 5.3 (Operator Precedence and Use of Parentheses) Let V be a finite set
of bitvector variables. For textual representation of well-formed bitvector terms t ∈ T (V ) we
define the following operator precedence:
- extraction binds strongest
- bitwise Boolean connectives bind stronger than concatenation
- sequential concatenation binds from left to right
We require that sub-terms of t must be parenthesized whenever otherwise the parse tree of t
could not be uniquely determined from the textual representation of t. 
We use ≡ to denote that two bitvector terms are syntactically equal modulo parse tree repre-
sentation. For example, reconsidering the previous sample bitvector terms, we then have:
a) v [8] ⊗ x [8] ⊗ y [8] ⊗ z [8] ≡ ( ( v [8] ⊗ x [8] ) ⊗ y [8] ) ⊗ z [8]
b) is ambiguous and must either be written as
(x [8] and y [8]) or z [8]
or as
x [8] and (y [8] or z [8])
c) is ambiguous and must either be written as
(x [8]  y [8]) xor z [8]
or as
x [8]  (y [8] xor z [8])
d) v [8] ⊗ x [8] and y [8] ⊗ z [8] ≡ v [8] ⊗ (x [8] and y [8] ) ⊗ z [8]
and
v [8] ⊗ x [8] and y [8] ⊗ z [8] 6≡ ( v [8] ⊗ x [8] ) and (y [8] ⊗ z [8] )
e) x [8] ⊗ y [8] [3, 0] ≡ x [8] ⊗ (y [8][3, 0] ) with width 12
and
x [8] ⊗ y [8] [3, 0] 6≡ (x [8] ⊗ y [8] )[3, 0] with width 4.
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We furthermore define two characteristic properties which provide a means to measure the
complexity of bitvector terms. The depth of a bitvector term indicates the maximum nesting of
operators.
Definition 5.4 (Depth of a Bitvector Term) Let V be a finite set of bitvector variables.
The depth depth(t) of a bitvector term t ∈ T (V ) is defined inductively.
• For each x [n] ∈ V :
– depth(x [n]) := 0.
• For each 〈vn−1, . . . , v0〉 ∈ B[∗]:
– depth(vn−1 . . . v0) := 0.
• For s, t ∈ T (V ):
– depth(s⊗ t) := max{depth(s), depth(t)}+ 1.
• For t ∈ T (V ) and i, j ∈ N with 0 ≤ i ≤ j < depth(t):
– depth(t[j, i]) := depth(t) + 1.
• For t ∈ T (V ):
– depth(neg(t)) := depth(t) + 1.
• For a, b, s, t ∈ T (V ) with width(a) = width(b) and width(s) = width(t):
– depth(ite(a = b, s, t)) := max{depth(a), depth(b), depth(s), depth(t)}+ 1.
– depth(ite(a < b, s, t)) := max{depth(a), depth(b), depth(s), depth(t)}+ 1.
• For s, t ∈ T (V ) with width(s) = width(t) and  ∈ {and, or, xor, nand, nor, xnor}:
– depth(s t) := max{depth(s), depth(t)}+ 1.
• For s, t ∈ T (V ) with width(s) = width(t) and • ∈ {,,}:
– depth(s• t) := max{depth(s), depth(t)}+ 1.
• For s, t ∈ T (V ) and m ∈ N+ with width(s) = 2width(t) · m:
– depth(read(s, t)) := max{depth(s), depth(t)}+ 1.
• For s, t, u ∈ T (V ) with width(s) = 2width(t) · width(u):
– depth(write(s, t, u)) := max{depth(s), depth(t), depth(u)}+ 1.
• If t ∈ T (V ), then let depth( (t) ) := depth(t). 
The value of depth(t) for a bitvector term t ∈ T (V ) yields the depth of the corresponding parse
tree of t.
As a next step, the length of a bitvector term is defined, indicating the overall number of
operators occurring in the term, i.e. the sum of the number of bitvector variables, bitvector
constants and bitvector operators occurring in t.
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Definition 5.5 (Length of a Bitvector Term) Let V be a finite set of bitvector variables.
The length length(t) of a bitvector term t ∈ T (V ) is defined inductively.
• For each x [n] ∈ V :
– length(x [n]) := 1.
• For each 〈vn−1, . . . , v0〉 ∈ B[∗]:
– length(vn−1 . . . v0) := 1.
• For s, t ∈ T (V ):
– length(s⊗ t) := length(s) + length(t) + 1.
• For t ∈ T (V ) and i, j ∈ N with 0 ≤ i ≤ j < length(t):
– length(t[j, i]) := length(t) + 1.
• For t ∈ T (V ):
– length(neg(t)) := length(t) + 1.
• For a, b, s, t ∈ T (V ) with width(a) = width(b) and width(s) = width(t):
– length(ite(a = b, s, t)) := length(a) + length(b) + length(s) + length(t) + 1.
• For s, t ∈ T (V ) with width(s) = width(t) and  ∈ {and, or, xor, nand, nor, xnor}:
– length(s t) := length(s) + length(t) + 1.
• For s, t ∈ T (V ) with width(s) = width(t) and • ∈ {,,}:
– length(s• t) := length(s) + length(t) + 1.
• For s, t ∈ T (V ) and m ∈ N+ with width(s) = 2width(t) · m:
– length(read(s, t)) := length(s) + length(t) + 1.
• For s, t, u ∈ T (V ) with width(s) = 2width(t) · width(u):
– length(write(s, t, u)) := length(s) + length(t) + length(u) + 1.
• If t ∈ T (V ), then let length( (t) ) := length(t). 
The value of length(t) for a bitvector term t ∈ T (V ) yields the overall number of nodes in the
parse tree of t.
Example 5.6 (Length and Depth of Bitvector Terms) Let t be the bitvector term defined
in Example 5.2 and illustrated in Figure 5.1. Then length(t) = 15 and depth(t) = 4. 
5.2 Interpretation of Bitvector Terms by Bitvector Functions
Bitvector terms are interpreted by bitvector functions. Semantics of a term t ∈ T (V ) is given
by the bitvector function of width width(t) which is defined inductively in the following way:
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Definition 5.7 (Interpretation of Bitvector Terms) Let k ∈ N+ and n1, . . . , nk ∈ N+.
Let V = {x 1[n1], . . . ,x k[nk]} be a set of bitvector variables of widths n1, . . . , nk. Let t ∈ T (V )
be a bitvector term and let n ∈ N+ with n := width(t). The interpretation [[ t ]] of t is the
k-ary bitvector function
[[ t ]] : B[n1] × . . .× B[nk] −→ B[n]
of width n on bitvectors of widths n1, . . . , nk which is defined by induction on the term struc-
ture of t in the following way:
• if t ≡ x i[ni], then [[ t ]] (x 1[n1], . . . ,x k[nk]) := x i[ni]
• if t ≡ vn−1 . . . v1v0, then [[ t ]] (x 1[n1], . . . ,x k[nk]) := 〈vn−1, . . . , v1, v0〉
• if t ≡ t1 ⊗ t2 with t1, t2 ∈ T (V ), then
[[ t ]] (x 1[n1], . . . ,x
k
[nk]
) := [[ t1 ]] (x 1[n1], . . . ,x
k
[nk]
)⊗ [[ t2 ]] (x 1[n1], . . . ,x k[nk])
• if t ≡ s[j, i] with s ∈ T (V ) and i, j ∈ N+, then
[[ t ]] (x 1[n1], . . . ,x
k
[nk]
) := ( [[ s ]] (x 1[n1], . . . ,x
k
[nk]
) )[j, i]
• if t ≡ neg(s) with s ∈ T (V ), then
[[ t ]] (x 1[n1], . . . ,x
k
[nk]
) := neg( [[ s ]](x 1[n1], . . . ,x
k
[nk]
) )
• if t ≡ t1  t2 with t1, t2 ∈ T (V ) and  ∈ {and, or, xor, nand, nor, xnor}, then
[[ t ]] (x 1[n1], . . . ,x
k
[nk]
) := [[ t1 ]](x 1[n1], . . . ,x
k
[nk]
) [[ t2 ]](x 1[n1], . . . ,x k[nk])
• if t ≡ ite(t1 = t2, t3, t4) with t1, t2, t3, t4 ∈ T (V ), then
[[ t ]] (x 1[n1], ... ,x
k
[nk]
) := ite( [[ t1 ]](x 1[n1], ... ,x
k
[nk]
) = [[ t2 ]](x 1[n1], ... ,x
k
[nk]
),
[[ t3 ]](x 1[n1], ... ,x
k
[nk]
), [[ t4 ]](x 1[n1], ... ,x
k
[nk]
) )
• if t ≡ ite(t1 < t2, t3, t4) with t1, t2, t3, t4 ∈ T (V ), then
[[ t ]] (x 1[n1], ... ,x
k
[nk]
) := ite( [[ t1 ]](x 1[n1], ... ,x
k
[nk]
) < [[ t2 ]](x 1[n1], ... ,x
k
[nk]
),
[[ t3 ]](x 1[n1], ... ,x
k
[nk]
), [[ t4 ]](x 1[n1], ... ,x
k
[nk]
) )
• if t ≡ t1• t2 with t1, t2 ∈ T (V ) and • ∈ {,,}, then
[[ t ]] (x 1[n1], . . . ,x
k
[nk]
) := [[ t1 ]](x 1[n1], . . . ,x
k
[nk]
)• [[ t2 ]](x 1[n1], . . . ,x k[nk])
• if t ≡ read(t1, t2) with t1, t2 ∈ T (V ), then [[ t ]] (x 1[n1], . . . ,x k[nk]) :=
read([[ t1 ]](x 1[n1], . . . ,x
k
[nk]
), [[ t2 ]](x 1[n1], . . . ,x
k
[nk]
))
• if t ≡ write(t1, t2, t3) with t1, t2, t3 ∈ T (V ), then [[ t ]] (x 1[n1], . . . ,x k[nk]) :=
write([[ t1 ]](x 1[n1], . . . ,x
k
[nk]
), [[ t2 ]](x 1[n1], . . . ,x
k
[nk]
), [[ t3 ]](x 1[n1], . . . ,x
k
[nk]
))
for all x 1[n1] ∈ B[n1], . . . ,x k[nk] ∈ B[nk]. 
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If F[n] is a bitvector function and t ∈ T (V ) is a bitvector term such that F[n] = [[ t ]] then we say
that F[n] is the interpretation of t and that t represents F[n].
Note: The representation relation between bitvector terms and bitvector functions is not one-
to-one. Every bitvector term t ∈ T (V ) has a unique interpretation as a bitvector function
with respect to V , but in general there exist numerous terms that represent the same bitvector
function.
In order to determine the bitvector value which is represented by a bitvector term for given
specific values of all bitvector variables occurring in the term, we define the notion of valuations
of a set of bitvector variables V .
Definition 5.8 (Valuations of Bitvector Variables) Let k ∈ N+ and n1, . . . , nk ∈ N+.
Let V = {x 1[n1], . . . ,x k[nk]} be a set of k bitvector variables of widths n1, . . . , nk. Then each
k-tuple 〈x 1[n1], . . . ,x k[nk]〉 with x 1[n1] ∈ B[n1], . . . ,x k[nk] ∈ B[nk] is a valuation of V . 
Definition 5.9 (Evaluation of Bitvector Terms) Let k ∈ N+ and n1, . . . , nk ∈ N+. Let
V = {x 1[n1], . . . ,x k[nk]} be a set of k bitvector variables of widths n1, . . . , nk. Let t ∈ T (V ) be a
bitvector term over variables of V . Let x 1[n1] ∈ B[n1], . . . ,x k[nk] ∈ B[nk]. Then the evaluation
of t for 〈x 1[n1], . . . ,x k[nk]〉 is given by
y [m] := [[ t ]](x
1
[n1]
, . . . ,x k[nk])
where m = width(t). 
5.3 Systems of Bitvector Equations
In this section, the notion of bitvector equations and systems of bitvector equations is introduced.
Within our framework, comparison of two bitvectors is restricted to comparison of bitvectors of
the same width. An equation of two bitvector terms is defined a follows:
Definition 5.10 (Bitvector Equations) Let V be a finite set of bitvector variables. A
bitvector equation is a pair
e = 〈t1, t2〉
of bitvector terms t1, t2 ∈ T (V ) with width(t1) = width(t2). 
For a given finite set V of bitvector variables, let
E(V ) := { 〈t1, t2〉 | t1, t2 ∈ T (V ) ∧ width(t1) = width(t2) }
denote the set of all bitvector equations of bitvector terms over V . As a textual notation of
bitvector equations we will normally rather write t1 = t2, especially if t1 and t2 are explicitly
stated, instead of writing 〈t1, t2〉.
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Example 5.11 (Bitvector Equations) Let V := {a [4], b [4],x [8],y [8], z [8] }. Then
x [8] and y [8] = a [4] ⊗ b [4]
is a bitvector equation of E(V ). 
A system of bitvector equations is a finite collection of equations over the same set of bitvector
variables.
Definition 5.12 (Systems of Bitvector Equations) Let V be a finite set of bitvector
variables. A system of bitvector equations is a finite set
E ⊆ E(V )
of bitvector equations over V . 
To provide a measurement for the complexity of bitvector equations and of systems of equations,
we define the length of a bitvector equation as the sum of the lengths of the left hand side term
and the right hand side term.
Definition 5.13 (Length of a Bitvector Equation) Let V be a finite set of bitvector
variables. The length length(e) of a bitvector equation e ∈ E(V ) with e = 〈t1, t2〉 for bitvector
terms t1 ∈ T (V ) and t2 ∈ T (V ) is defined as
length(e) := length(t1) + length(t2) 
The length of a system of bitvector equations then is the sum of the lengths of all equations.
Definition 5.14 (Length of a System of Bitvector Equations) Let V be a finite set of
bitvector variables. The length length(E) of a system of bitvector equations E ⊆ E(V ) is
defined as
length(E) :=
∑
e∈E
length(e)

5.4 Satisfiability of Bitvector Equations
A bitvector equation e = 〈t1, t2〉 is said to be satisfiable if there exists a valuation of all bitvector
variables such that both terms t1 and t2 evaluate to the same bitvector.
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Definition 5.15 (Satisfiability of Bitvector Equations) Let n1, . . . , nk ∈ N+ with
k ∈ N+ and let V = {x 1[n1], . . . ,x k[nk]} be a set of bitvector variables. Let e = 〈t1, t2〉 ∈ E(V )
be a bitvector equation. Then we define:
e is satisfiable :⇐⇒
∃ x 1[n1] ∈ B[n1], . . . ,x k[nk] ∈ B[nk] : [[ t1 ]](x 1[n1], . . . ,x k[nk]) = [[ t2 ]](x 1[n1], . . . ,x k[nk]) 
If x 1[n1] ∈ B[n1], . . . ,x k[nk] ∈ B[nk] are bitvectors for which the interpreting functions [[ t1 ]] and
[[ t2 ]] yield the same value, then the k-tuple 〈x 1[n1], . . . ,x k[nk]〉 is called a satisfying solution of
the bitvector equation t1=t2.
Definition 5.16 (Satisfying Solutions of Bitvector Equations) Let k ∈ N+ and let
n1, . . . , nk ∈ N+. Let V = {x 1[n1], . . . ,x k[nk]} be a set of k bitvector variables and let
e = 〈t1, t2〉 ∈ E(V ) be a bitvector equation. The set L(e) of satisfying solutions of e is
defined as:
L(e) := { 〈x 1[n1], . . . ,x k[nk]〉 ∈ B[n1] × . . .× B[nk] |
[[ t1 ]](x 1[n1], ... ,x
k
[nk]
) = [[ t2 ]](x 1[n1], ... ,x
k
[nk]
) }
We say that e is satisfiable if L(e) 6= ∅, and e is valid if L(e) = B[n1] × . . .× B[nk]. 
Example 5.17 (Bitvector Equations – Satisfiability) Let x [4] and y [4] be bitvector vari-
ables and consider the following bitvector equation of E(x [4],y [4]):
x [4] and 1100 = y [4] (5.1)
Equation (5.1) is satisfiable, e.g. by x [4] := 0111 and y [4] := 0100, but not valid, as x [4] := 1111
and y [4] := 0000 is not a satisfying solution. 
Example 5.18 (Bitvector Equations – Unsatisfiability) Let x [8] be a bitvector variable
and consider the bitvector equation:
x [8] = neg(x [8]) (5.2)
Equation (5.2) is unsatisfiable. 
Example 5.19 (Bitvector Equations – Validity) Let x [16] be a bitvector variable and con-
sider the bitvector equation:
x [16][15, 8]⊗ x [16][7, 0] = x [16] (5.3)
As easily can be see, Equation (5.3) is a tautology, i.e. is universally valid. 
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We now define satisfiability for systems of bitvector equations. A system E of bitvector equations
is satisfiable if there exists a valuation of the bitvector variables such that all equations of E
hold simultaneously. Again, validity is defined correspondingly.
Definition 5.20 (Satisfiability of Systems of Bitvector Equations) Let k ∈ N+ and
n1, . . . , nk ∈ N+ and let V = {x 1[n1], . . . ,x k[nk]} be a set of bitvector variables. Let E ⊆ E(V )
be a system of bitvector equations. The set L(E) of satisfying solutions of E is defined as
L(E) := { 〈x 1[n1], . . . ,x k[nk]〉 ∈ B[n1] × . . .× B[nk] | ∀ e ∈ E : 〈x 1[n1], . . . ,x k[nk]〉 ∈ L(e) }
E is satisfiable if L(E) 6= ∅, and E is valid if L(E) = B[n1] × . . .× B[nk]. 
Example 5.21 (Systems of Bitvector Equations) Let x [8] and y [4] be bitvector variables.
Consider the following system of bitvector equations:
x [8] = y [4] ⊗ y [4]
x [8][7, 4] = neg(x [8][3, 0])
(5.4)
Taken separately, the first equation as well as the second equation is satisfiable. However, system
(5.4) as a whole is unsatisfiable because the second equation requires x [8][7, 4] and x [8][3, 0] to
have complementary values, whereas the first equation demands that both values must be the
same. 
Sets of satisfying solutions of bitvector equations can exactly be characterized by zeros of bitvec-
tor functions.
Definition 5.22 (Zeros of Bitvector Functions) Let n, k ∈ N+ and let n1, . . . , nk ∈ N+.
Let F[n] : B[n1]×. . .×B[nk] −→ B[n] be a bitvector function. Let x 1[n1] ∈ B[n1], . . . ,x k[nk] ∈ B[nk]
such that
F[n](x 1[n1], . . . ,x k[nk]) = 0[n]
Then 〈x 1[n1], . . . ,x k[nk]〉 is called a zero of F[n]. 
For each bitvector equation e there exists a bitvector function F[n] such that L(e) is exactly the
set of zeros of F[n].
Corollary 5.23 (Satisfiability of Bitvector Equations) Let n1, . . . , nk ∈ N+ for a
k ∈ N+. Let V = {x 1[n1], . . . ,x k[nk]} be a set of k bitvector variables. Let e = 〈t1, t2〉 ∈ E(V )
be a bitvector equation. Let n := width(t1). Then n = width(t2) and there exists a k-ary
bitvector function F[n] : B[n1] × . . .× B[nk] −→ B[n] such that
〈x 1[n1], . . . ,x k[nk]〉 ∈ L(e) ⇐⇒ F[n](x 1[n1], . . . ,x k[nk]) = 0[n]
holds for all x 1[n1] ∈ B[n1], . . . ,x k[nk] ∈ B[nk]. 
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Proof: Let e ∈ E(V ) with e = 〈t1, t2〉 for t1, t2 ∈ T (V ). Let n := width(t1) and define
F[n] : B[n1] × . . .× B[nk] −→ B[n] by
F[n](x 1[n1], . . . ,x k[nk]) := [[ t1 ]](x 1[n1], . . . ,x k[nk]) xor [[ t2 ]](x 1[n1], . . . ,x k[nk])
for all x 1[n1] ∈ B[n1], . . . ,x k[nk] ∈ B[nk]. Then we have:
F[n](x 1[n1], . . . ,x k[nk]) = 0[n] ⇐⇒ [[ t1 ]](x 1[n1], . . . ,x k[nk]) xor [[ t2 ]](x 1[n1], . . . ,x k[nk]) = 0[n]
⇐⇒ [[ t1 ]](x 1[n1], . . . ,x k[nk]) = [[ t2 ]](x 1[n1], . . . ,x k[nk])
⇐⇒ 〈x 1[n1], . . . ,x k[nk]〉 ∈ L(e) 
The same statement holds for systems of bitvector equations. The set of satisfying solutions of
a system of bitvector equations can be characterized as the set of zeros of a specific bitvector
function.
Corollary 5.24 (Satisfiability of Systems of Bitvector Equations) Let k ∈ N+ and
n1, . . . , nk ∈ N+. Let V = {x 1[n1], . . . ,x k[nk]} be a set of bitvector variables. Let E ⊆ E(V )
be a system of bitvector equations. Then there exists n ∈ N+ and a k-ary bitvector function
F[n] : B[n1] × . . .× B[nk] −→ B[n] such that
〈x 1[n1], . . . ,x k[nk]〉 ∈ L(E) ⇐⇒ F[n](x 1[n1], . . . ,x k[nk]) = 0[n]
for all x 1[n1] ∈ B[n1], . . . ,x k[nk] ∈ B[nk]. 
Proof: Let E = {e1, . . . , ep} for p := |E| and e1, . . . , ep ∈ E(V ). For each i ∈ {1, . . . , p} let
mi := width(ei) and let F i[mi] be defined according to Corollary 5.23. Let
n :=
p∑
i=1
mi
and define F[n] : B[n1] × . . .× B[nk] −→ B[n] by
F[n](x 1[n1], . . . ,x k[nk]) := F 1[m1](x 1[n1], . . . ,x k[nk]) ⊗ . . . ⊗ F
p
[mp]
(x 1[n1], . . . ,x
k
[nk]
)
for all x 1[n1] ∈ B[n1], . . . ,x k[nk] ∈ B[nk]. Then we have:
F[n](x 1[n1], . . . ,x k[nk]) = 0[n] ⇐⇒ ∀ i ∈ {1, . . . , p} : F i[mi](x 1[n1], . . . ,x k[nk]) = 0[mi]
⇐⇒ ∀ i ∈ {1, . . . , p} : 〈x 1[n1], . . . ,x k[nk]〉 ∈ L(ei)
⇐⇒ 〈x 1[n1], . . . ,x k[nk]〉 ∈ L(E) 
The proofs of Corollaries 5.23 and 5.24 yield that for each system E of bitvector equations there
exists a single bitvector equation with the identical set of satisfying solutions as E.
94
Corollary 5.25 (Satisfiability of Systems of Bitvector Equations) Let V be a finite
set of bitvector variables. Let E ⊆ E(V ) be a system of bitvector equations. Then there exists
a bitvector equation e ∈ E(V ) such that L(E) = L(e). 
Proof: Let E = {e1, . . . , ep} for p := |E| and e1, . . . , ep ∈ E(V ). Let s1, . . . , sp ∈ T (V ) and
t1, . . . , tp ∈ T (V ) such that ei = 〈si, ti〉 for all i ∈ {1, . . . , p}. Furthermore let mi := width(ei)
for each i ∈ {1, . . . , p} and let
n :=
p∑
i=1
width(ti)
Then define
t :≡ (s1 xor t1) ⊗ . . . ⊗ (sp xor tp)
Then t ∈ T (V ), width(t) = n, and for e := 〈t, 0[n]〉 we have L(E) = L(e). 
5.5 Checking Satisfiability of Systems of Bitvector Equations
Corollary 5.24 states that for each system E of bitvector equations there exists a bitvector
function F[n] such that satisfying solutions of E are exactly the zeros of F[n], i.e.
〈x 1[n1], . . . ,x k[nk]〉 ∈ L(E) ⇐⇒ F[n](x 1[n1], . . . ,x k[nk]) = 0[n] (5.5)
Systems of bitvector equations are used in RTL model checking to describe functionality of
digital circuits. For a given circuit design D and a bounded circuit property P , a system E of
bitvector equations can be synthesized such that P holds for D if and only if E is unsatisfiable
and such that each satisfying solution of E yields a counterexample violating P for D.
Given such a system of bitvector equations E, a bitvector function F[n] for which (5.5) holds can
be constructed by syntactical analysis of the equations of E. The common approach in Bounded
Model Checking is to represent F[n] as a Boolean formula ϕ involving Boolean variables for each
bit of each bitvector variable occurring in E. Existence of zeros for F[n] is then determined
by checking satisfiability of ϕ, usually done by employing SAT solvers and BDD techniques.
However, the complexity of the best currently known algorithms for checking satisfiability of
arbitrary Boolean formulae is at least super-polynomial in the number of Boolean variables
occurring in the formulae.
Assume that all bitvector variables occurring in E have the same width, and assume that the
bitvector function F[n] occurring in (5.5) is a bitwise bitvector function. Then satisfiability of E
corresponds to satisfiability of the bitwise problem BvSAT(F[n]), and the reduction technique
presented in Chapter 4 can be applied to reduce the width of the bitvector variables of E
and to reduce the number of Boolean variables occurring in ϕ. This can greatly influence
verification runtimes. The results about reductions of bitwise BvSAT problems then guarantee
a one-to-one correspondence of verification results and furthermore allow for an easy handling
of counterexamples. Unfortunately, usually F[n] is not bitwise. In the following chapters we
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show that yet each bitvector function can always be decomposed into bitwise parts. If – as
it is the case in our framework – F[n] is (implicitly) given by a system of bitvector equations
E, then such a decomposition can be computed by syntactical analysis of the terms of E.
In Chapter 6, a decomposition technique and the appropriate procedures are presented which
allow to deconstruct the general BvSAT problem associated with (5.5) into a collection of bitwise
BvSAT problems for which the proposed reduction technique can be applied separately.
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Chapter 6
Bitwise Decompositions of Systems
of Bitvector Equations
In the last chapter we have seen how satisfying solutions of systems of bitvector equations can be
characterized as sets of zeros of bitvector functions. Hence, satisfiability of systems of bitvector
equations can be reduced to existence of zeros of specific bitvector functions.
The BvSAT problem, which has been introduced in Chapter 4, asks whether or not a given
bitvector function has a zero. For bitwise BvSAT problems and bitwise bitvector functions we
have presented a width reduction technique which strictly preserves satisfiability and existence
of zeros. As complexity of checking satisfiability of bitvector equations depends on the widths of
the bitvector variables, the presented results can be used to simplify such satisfiability checks.
Unfortunately, the bitvector functions and BvSAT problems which characterize satisfiability of
arbitrarily given systems of bitvector equations are not bitwise in general. However, bitwise
data dependencies can be found between complete bitvector variables or can exist only between
smaller parts of the variables or just between single bits. Often bitvector functions are at least
partially bitwise on certain contiguous subranges of the bits of the bitvectors.
In this chapter, we show that a BvSAT problem, defined by an arbitrary bitvector function,
can always be decomposed into an equivalent conjunction of independent bitwise BvSAT prob-
lems. Thus, the satisfiability problem related to a system of bitvector equations can always be
decomposed into a collection of independent satisfiability problems which are all bitwise.
In the following sections of this chapter we introduce the formal concept of partially bitwise
bitvector functions and bitwise decompositions of BvSAT problems. We present a way to com-
pute a bitwise decomposition of an arbitrary bitvector function F[n] from the set of partially
bitwise portions of F[n]. Subsequently, in Chapter 7, we show that, if F[n] is related to a system
of bitvector equations E in the way that zeros of F[n] are satisfying solutions of E, then the
partially bitwise portions of F[n] can be determined by syntactical analysis of the equations
and bitvector terms of E. The basic concept of this approach is illustrated in the following
motivating example.
97
6.1 Motivating Example
Let V := {a [8], b [8],x [16],y [8], z [12]} be a set of bitvector variables and assume that the following
system E ⊆ E(V ) of bitvector equations is given:
x [16][7, 2] = a [8][5, 0] or b [8][5, 0]
z [12][7, 0] = x [16][11, 4] and y [8]
(6.1)
According to Corollary 5.24, there exists n ∈ N+ and a bitvector function
F[n] : B[8] × B[8] × B[16] × B[8] × B[12] −→ B[n]
such that for all a [8], b [8] ∈ B[8], x [16] ∈ B[16], y [8] ∈ B[8] and z [12] ∈ B[12] we have:
〈a [8], b [8],x [16],y [8], z [12]〉 satisfies (6.1) ⇐⇒ F[n](a [8], b [8],x [16],y [8], z [12]) = 0[n]
Satisfiability of (6.1) is thus described by satisfiability of the BvSAT problem for F[n]. In this
case, F[n] can be constructed as follows (cf. proof of Corollary 5.25): let e1 ∈ E(V ) be the first
equation of E, that is e1 is given by:
x [16][7, 2] = a [8][5, 0] or b [8][5, 0] (6.2)
The bit-level data flow and the bit-level data dependencies between the individual bits of a [8],
b [8] and x [16], as imposed by e1, are illustrated in Figure 6.1 below (the notion of bit-level
data flow and bit-level data dependencies imposed by a bitvector equation refers to the cone of
influence of the respective individual bits of the considered bitvector variables, here indicated
by arrows for x [16][2],x [16][3], . . . ,x [16][7]).
a [8]
b [8]
x [16]
Figure 6.1: Data Flow of Equation (6.2)
For all a [8], b [8] ∈ B[8] and x [16] ∈ B[16], let F 1[6] : B[8] × B[8] × B[16] −→ B[6] be defined by:
F 1[6](a [8], b [8],x [16]) := (a [8][5, 0] or b [8][5, 0] ) xor x [16][7, 2] (6.3)
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Then we have:
〈a [8], b [8],x [16]〉 satisfies (6.2) ⇐⇒ F 1[6](a [8], b [8],x [16]) = 0[6]
Let e2 ∈ E(V ) be the second equation of E, i.e. let e2 be given by:
z [12][7, 0] = x [16][11, 4] and y [8] (6.4)
The bit-level data flow of e2 and the dependencies between the individual bits of x [16], y [8] and
z [12] are shown in Figure 6.2.
x [16]
y [8]
z [12]
Figure 6.2: Data Flow of Equation (6.4)
Let F 2[8] : B[16] × B[8] × B[12] −→ B[8] be defined by
F 2[8](x [16],y [8], z [12]) := (x [16][11, 4] and y [8] ) xor z [12][7, 0] (6.5)
for all x [16] ∈ B[16], y [8] ∈ B[8] and z [12] ∈ B[12]. Then we have:
〈x [16],y [8], z [12]〉 satisfies (6.4) ⇐⇒ F 2[8](x [16],y [8], z [12]) = 0[8]
Now, let F[14] : B[8] × B[8] × B[16] × B[8] × B[12] −→ B[14] be defined by:
F[14](a [8], b [8],x [16],y [8], z [12]) := F 2[8](x [16],y [8], z [12]) ⊗ F 1[6](a [8], b [8],x [16]) (6.6)
Then we have
〈a [8], b [8],x [16],y [8], z [12]〉 satisfies (6.1)
⇐⇒ 〈a [8], b [8],x [16],y [8], z [12]〉 satisfies (6.2) and (6.4)
⇐⇒ F 1[6](a [8], b [8],x [16]) = 0[6] ∧ F 2[8](x [16],y [8], z [12]) = 0[8]
⇐⇒ F[14](a [8], b [8],x [16],y [8], z [12]) = 0[14]
and thus satisfying solutions of (6.1) are satisfying solutions of BvSAT(F[14]) and vice versa.
However, F[14] is not a bitwise bitvector function. The data dependencies of F[14] are shown in
Figure 6.3 which subsumes the data flow dependencies shown in Figures 6.1 and 6.2.
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0 0 0 0 0 0 0 0 0 0 0 0 0 0
x [16]
y [8]
z [12]
a [8]
b [8]
Figure 6.3: Data Dependencies of F[14]
Although F[14] is not bitwise, we can observe that the data flow of F[14] is at least bitwise on
certain portions. According to (6.6) we have:
F[14](a [8], b [8],x [16],y [8], z [12])[5, 0] = F 1[6](a [8], b [8],x [16])
For all u [6], v [6],w [6] ∈ B[6], let B 1[6] : B[6] × B[6] × B[6] −→ B[6] be defined by
B 1[6](u [6], v [6],w [6]) := (u [6] or v [6] ) xor w [6] (6.7)
Then B 1[6] is a bitwise bitvector function, and we have
F 1[6](a [8], b [8],x [16]) = B 1[6](a [8][5, 0], b [8][5, 0],x [16][7, 2]) (6.8)
as it is illustrated in Figure 6.4 below.
0 0 0 0 0 0
a [8]
b [8]
x [16]
F 1[6](a [8], b [8],x [16]) = B 1[6](a [8][5, 0], b [8][5, 0],x [16][7, 2])
Figure 6.4: Partially Bitwise Data Dependencies of F 1[6]
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We say that bitvector function F 1[6] is partially bitwise with respect to a [8][5, 0], b [8][5, 0] and
x [16][7, 2]. Satisfiability of bitvector equation e1 can be characterized by satisfiability of the
bitwise BvSAT problem related to B 1[6], i.e. we have:
〈a [8], b [8],x [16]〉 satisfies (6.2) ⇐⇒ B 1[6](a [8][5, 0], b [8][5, 0],x [16][7, 2]) = 0[6]
Equation (6.6) furthermore yields:
F[14](a [8], b [8],x [16],y [8], z [12])[13, 6] = F 2[8](x [16],y [8], z [12])
For all u [8], v [8],w [8] ∈ B[8] let B 2[8] : B[8] × B[8] × B[8] −→ B[8] be defined by:
B 2[8](u [8], v [8],w [8]) := (u [8] and v [8] ) xor w [8] (6.9)
Then B 2[8] is a bitwise bitvector function for which the following holds:
F 2[8](x [16],y [8], z [12])[7, 0] = B 2[8](x [16][11, 4],y [12][7, 0], z [8][7, 0]) (6.10)
Hence, F 2[8] is partially bitwise in x [16][11, 4], y [12][7, 0] and z [8][7, 0], as shown in Figure 6.5.
0 0 0 0 0 0 0 0
x [16]
y [8]
z [12]
F 2[8](x [16],y [8], z [12]) = B 2[8](x [16][11, 4],y [12][7, 0], z [8][7, 0])
Figure 6.5: Partially Bitwise Data Dependencies of F 2[8]
As a consequence, satisfying solutions of bitvector equation e2 can be characterized in the
following way:
〈x [16],y [8], z [12]〉 satisfies (6.4) ⇐⇒ B 2[8](x [16][11, 4],y [12][7, 0], z [8][7, 0]) = 0[8]
Note: For both bitvector equations e1 and e2, we have reduced satisfiability of a general BvSAT
problem to satisfiability of a bitwise BvSAT problem. In order to do so, we have conceptually
decomposed the bitvectors (bitvector variables) into contiguous parts of neighboring bits for
which a bitwise data flow exists. Thus, for each equation the reduction technique which is
presented in Chapter 4 can be applied individually.
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We will now address satisfiability of E which can be characterized by conjunctive satisfiability
of the two bitwise BvSAT problems associated with B 1[6] and B 2[8]:
〈a [8], b [8],x [16],y [8], z [12]〉 satisfies E ⇐⇒
〈a [8][5, 0], b [8][5, 0],x [16][7, 2]〉 satisfies BvSAT(B 1[6])
∧ 〈x [16][11, 4],y [12][7, 0], z [8][7, 0]〉 satisfies BvSAT(B 2[8])
(6.11)
As we observe, both bitwise BvSAT problems cannot be considered independently because both
reference and share a common part of bits of bitvector variable x [16], namely x [16][7, 4] (see also
Figure 6.3). Our primary objective is to find a decomposition of the initial BvSAT problem
associated with E into a collection of unattached bitwise BvSAT problems, which then can
be solved independently. In such a case, the presented reduction technique can be applied
individually to each bitwise BvSAT problem. This objective can be achieved by a more detailed
analysis of the bit-level data dependencies and by further refined decomposition of the bitvector
variables. First, from (6.8) and (6.10), we conclude:
F 1[6](a [8], b [8],x [16])[5, 2] = B 1[6](a [8][5, 0], b [8][5, 0],x [16][7, 2])[5, 2]
F 1[6](a [8], b [8],x [16])[1, 0] = B 1[6](a [8][5, 0], b [8][5, 0],x [16][7, 2])[1, 0]
F 2[8](x [16],y [8], z [12])[7, 4] = B 2[8](x [16][11, 4],y [12][7, 0], z [8][7, 0])[7, 4]
F 2[8](x [16],y [8], z [12])[3, 0] = B 2[8](x [16][11, 4],y [12][7, 0], z [8][7, 0])[3, 0]
(6.12)
As B 1[6] and B 2[8] are bitwise bitvector functions, we then have:
F 1[6](a [8], b [8],x [16])[5, 2] = B 1[4](a [8][5, 2], b [8][5, 2],x [16][7, 4])
F 1[6](a [8], b [8],x [16])[1, 0] = B 1[2](a [8][1, 0], b [8][1, 0],x [16][3, 2])
F 2[8](x [16],y [8], z [12])[7, 4] = B 2[4](x [16][11, 8],y [12][7, 4], z [8][7, 4])
F 2[8](x [16],y [8], z [12])[3, 0] = B 2[4](x [16][7, 4],y [12][3, 0], z [8][3, 0])
(6.13)
where B 2[4] ' B 2[8] and B 1[4] ' B 1[6] and B 1[2] ' B 1[6] are the respective corresponding bitwise bitvector
functions of reduced widths according to Definition 3.25. Then (6.11) can be rewritten as
〈a [8], b [8],x [16],y [8], z [12]〉 satisfies E ⇐⇒
〈a [8][5, 2], b [8][5, 2],x [16][7, 4]〉 satisfies BvSAT(B 1[4])
∧ 〈a [8][1, 0], b [8][1, 0],x [16][3, 2]〉 satisfies BvSAT(B 1[2])
∧ 〈x [16][11, 8],y [12][7, 4], z [8][7, 4]〉 satisfies BvSAT(B 2[4])
∧ 〈x [16][7, 4],y [12][3, 0], z [8][3, 0]〉 satisfies BvSAT(B 2[4])
(6.14)
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Examining the sets of chunks occurring in the formula given above, we see that all BvSAT
problems are mutually independent except for those associated with the first and the last set of
chunks. Therefore, let B 3[4] : B[4] × B[4] × B[4] × B[4] × B[4] −→ B[4] be defined by
B 3[4](c[4],d [4],u [4], v [4],w [4]) := B 1[4](c[4],d [4],u [4]) or B 2[4](u [4], v [4],w [4]) (6.15)
for all c[4],d [4],u [4], v [4],w [4] ∈ B[4]. Then B 3[4] is a bitwise bitvector function, and we have:
B 3[4](c[4],d [4],u [4], v [4],w [4]) = 0[4] ⇐⇒
B 1[4](c[4],d [4],u [4]) = 0[4] ∧ B 2[4](u [4], v [4],w [4]) = 0[4]
Now, satisfiability of (6.1) can be characterized in the following way:
〈a [8], b [8],x [16],y [8], z [12]〉 satisfies E ⇐⇒
〈a [8][1, 0], b [8][1, 0],x [16][3, 2]〉 satisfies BvSAT(B 1[2])
∧ 〈x [16][11, 8],y [12][7, 4], z [8][7, 4]〉 satisfies BvSAT(B 2[4])
∧ 〈a [8][5, 2], b [8][5, 2],x [16][7, 4],y [8][3, 0], z [12][3, 0]〉 satisfies BvSAT(B 3[4])
(6.16)
As can be seen, all three BvSAT problems described by B 1[4], B 2[2] and B 3[4] now are independent
because chunks of a [8], b [8], x [16], y [8], z [12] which are referenced in different problems are
disjoint, i.e. do not share any common bits. We call (6.16) a bitwise decomposition of E (or of
F[14], respectively).
0 0 0 0 0 0 00 0 0
a [8]
b [8]
x [16]
y [8]
z [12]
︸ ︷︷ ︸
B 2[4]
︸ ︷︷ ︸
B 3[4]
︸︷︷︸
B 1[2]
Figure 6.6: Bitwise Decomposition of (6.1)
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Note: In order to reduce satisfiability of a general BvSAT problem which is related to a system
of bitvector equations to conjunctive satisfiability of a collection of mutually independent bitwise
BvSAT problems, we have done the following: we have identified sets of disjoint slices of the
bitvectors (bitvector variables) such that for each set a bitwise bitvector function exists for
which the corresponding bitwise BvSAT problem describes the set of all satisfying solutions of
the system bitvector equations, restricted to the respective slices occurring in this set.
In the following sections we will formalize this decomposition technique and show how the
decomposition of the bitvectors into slices of contiguous bits and the grouping according to
bitwise data dependencies can be computed. We start by introducing some basic definitions in
order to provide a formal representation for such bitwise decompositions.
6.2 Chunks of Bitvectors and Sets of Chunks
A bitvector x [n] = 〈vn−1, . . . , v1, v0〉 ∈ B[n] is an array of bits which are ordered in a linear
fashion. Neighboring bits are considered as contiguous with respect to this linear ordering. A
contiguous slice 〈vj , vj−1, . . . , vi+1, vi〉 of bits of x [n] is called a chunk of x [n].
Definition 6.1 (Chunk) Let n ∈ N+ and let x [n] ∈ B[n] be a bitvector of width n. Let
m ∈ N+. A chunk of width m of x [n] is a contiguous part of bits of x [n], determined by
i, j ∈ N+ with 0 ≤ i ≤ j < n and j − i+ 1 = m and the extraction expression x [n][j, i]. 
In the following, we will always assume that a fixed and ordered number k ∈ N+ of bitvector
widths n1, . . . , nk ∈ N+ is given and that the notion of chunks always refers to the values
of k bitvector variables x 1[n1], . . . ,x
k
[nk]
. A chunk always references a specific contiguous slice
x l[nl][j, i] of bits of the value of one of these bitvectors, determined by l ∈ N+ and i, j ∈ N. We
introduce the following abstract formal notation for the specification of chunks.
Definition 6.2 (Representation of Chunks) Let k ∈ N+ and let n1, . . . , nk ∈ N+. Let
l ∈ {1, . . . , k} and i, j ∈ N with 0 ≤ i ≤ j < nl. Then the triple
〈l, j, i〉
represents the chunk x l[nl][j, i] for any associated ordered set of bitvectors x
1
[n1]
, . . . ,x k[nk] of
widths n1, . . . , nk. 
If the current framework, consisting of k ∈ N+ and n1, . . . , nk ∈ N+, is obvious from the context,
then such a triple 〈l, j, i〉 is shortly called a chunk. We furthermore introduce a notation for the
set of all chunks referring to k and n1, . . . , nk.
Definition 6.3 (Chunks) Let k ∈ N+ and n1, . . . , nk ∈ N+. Then let
Chunks〈n1,...,nk〉 := { 〈l, j, i〉 | l ∈ {1, . . . , k} ∧ i, j ∈ N+ ∧ 0 ≤ i ≤ j < nl } .
denote the set of all chunks referring to k ordered bitvectors of widths n1, . . . , nk. 
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One of the main data types which will be used in the reasoning throughout the rest of this
chapter are sets of chunks. We agree that the notion of sets of chunks always refers to subsets
of chunks of a fixed set Chunks〈n1,...,nk〉 which is assumed to be given as framework.
Definition 6.4 (Sets Of Chunks) Let k ∈ N+ and n1, . . . , nk ∈ N+. A set of chunks is
any subset C ⊆ Chunks〈n1,...,nk〉. 
Assuming that, within the given framework, Chunks〈n1,...,nk〉 is associated with bitvector variables
x 1[n1], . . . ,x
k
[nk]
, we will illustrate sets of chunks C ⊆ Chunks〈n1,...,nk〉 in the way as it is shown
in Figure 6.7.
67 58
7 6 5 4 3 2
4
3 2 1 0
0123456789
x 1[10]
x 2[16]
x 1[10]
x 3[8]
x 2[16] { 〈1, 9, 0〉, 〈1, 7, 2〉, 〈2, 4, 4〉, 〈2, 5, 8〉, 〈3, 3, 0〉 }
⊆ Chunks〈10,16,8〉
Figure 6.7: Illustration of a Set of Chunks
Additionally, some further terminology for chunks and sets of chunks is defined. Two chunks
are called disjoint if they do not reference any common bit of the associated bitvectors.
Definition 6.5 (Disjoint and Overlapping Chunks) Let k ∈ N+ and n1, . . . , nk ∈ N+.
Let 〈l1, j1, i1〉, 〈l2, j2, i2〉 ∈ Chunks〈n1,...,nk〉. Then 〈l1, j1, i1〉 and 〈l2, j2, i2〉 are called disjoint
chunks, if either l1 6= l2, or if i1 > j2 or i2 > j1. Otherwise, 〈l1, j1, i1〉 and 〈l2, j2, i2〉 are
named overlapping chunks. 
A set C of chunks is called disjoint if all chunks of C are pairwise disjoint, i.e. there does not
exist any pair of different chunks of C which are overlapping.
Definition 6.6 (Disjoint Sets of Chunks) Let k ∈ N+ and let n1, . . . , nk ∈ N+ and let
C ⊆ Chunks〈n1,...,nk〉 be a set of chunks. Then C is called disjoint if the following holds
〈l1, j1, i1〉, 〈l2, j2, i2〉 overlapping =⇒ 〈l1, j1, i1〉 = 〈l2, j2, i2〉
for all 〈l1, j1, i1〉, 〈l2, j2, i2〉 ∈ C. 
105
A collection of several sets of chunks is called independent if there do not exist any two chunks
within any of the sets which reference the same bit of any of the bitvectors.
Definition 6.7 (Independent Sets of Chunks) Let k ∈ N+ and n1, . . . , nk ∈ N+. Let
q ∈ N+ and let C1, . . . , Cq ⊆ Chunks〈n1,...,nk〉 be sets of chunks. Then C1, . . . , Cq are called
independent sets of chunks if
- ∀ i, j ∈ {1, . . . , q} : ( i 6= j =⇒ Ci ∩ Cj = ∅ ), and
-
q⋃
i=1
Ci is a disjoint set of chunks. 
In the following, we will mostly be concerned with a specific type of sets of chunks, namely the
special case where all elements of a set of chunks are chunks of the same width. Such sets are
called homogeneous sets of chunks.
Definition 6.8 (Homogeneous Sets of Chunks) Let k ∈ N+ and n1, . . . , nk ∈ N+. Let
C ⊆ Chunks〈n1,...,nk〉 be a set of chunks. Then C is called homogeneous if there exists
m ∈ N+, such that for all l ∈ N+ and i, j ∈ N we have:
〈l, j, i〉 ∈ C =⇒ j − i+ 1 = m
In such a case m is called the width of C and denoted by width(C) := m. 
We also define a notation in order to indicate that all bits referenced by a specific chunk are
also referenced by another chunk.
Definition 6.9 (Inclusion Relation for Chunks) Let k ∈ N+ and n1, . . . , nk ∈ N+. Let
〈l1, j1, i1〉, 〈l2, j2, i2〉 ∈ Chunks〈n1,...,nk〉. Then we define:
〈l1, j1, i1〉 v 〈l2, j2, i2〉 :⇐⇒ ( l1 = l2 ∧ i2 ≤ i1 ≤ j1 ≤ j2 )
If 〈l1, j1, i1〉 v 〈l2, j2, i2〉, then we say that 〈l2, j2, i2〉 comprises 〈l1, j1, i1〉. 
The same notation is used in order to indicate that a specific chunk is comprised by at least one
chunk contained in a given set of chunks.
Definition 6.10 (Inclusion Relation for Chunks and Sets of Chunks) Let k ∈ N+
and n1, . . . , nk ∈ N+. Let C ⊆ Chunks〈n1,...,nk〉 and let 〈l, j, i〉 ∈ Chunks〈n1,...,nk〉. Then
we define:
〈l, j, i〉 v C :⇐⇒ ∃ 〈a, b, c〉 ∈ C : 〈l, j, i〉 v 〈a, b, c〉
If 〈l, j, i〉 v C, then we say that C comprises 〈l, j, i〉. 
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A collection of several sets of chunks is called complete if each single-bit chunk of Chunks〈n1,...,nk〉
is comprised by at least one of the sets of chunks.
Definition 6.11 (Complete Sets of Chunks) Let k ∈ N+ and n1, . . . , nk ∈ N+. Let
q ∈ N+ and let C1, . . . , Cq ⊆ Chunks〈n1,...,nk〉. Then C1, . . . , Cq are called complete if the
following holds:
∀ 〈l, i, i〉 ∈ Chunks〈n1,...,nk〉 ∃ j ∈ {1, . . . , q} : 〈l, i, i〉 v Cj 
Finally, a strict ordering on chunks, i.e. a strict ordering on the set Chunks〈n1,...,nk〉 of all triples
representing chunks of bitvectors of given widths n1, . . . , nk, is defined, which allows the elements
of any set of chunks to be enumerated in a unique and ordered fashion.
Definition 6.12 (Strict Ordering on Chunks) Let k ∈ N+ and n1, . . . , nk ∈ N+. Let
〈l1, j1, i1〉, 〈l2, j2, i2〉 ∈ Chunks〈n1,...,nk〉. Then let the strict ordering  be defined by
〈l1, j1, i1〉  〈l2, j2, i2〉 :⇐⇒
( l1 < l2 ) ∨ ( l1 = l2 ∧ i1 < i2 ) ∨ ( l1 = l2 ∧ i1 = i2 ∧ j1 < j2 ) 
6.3 Partially Bitwise Bitvector Functions
A given set of chunks C ⊆ Chunks〈n1,...,nk〉 induces a multiple selection of chunks on any ordered
choice of k bitvectors x 1[n1] ∈ B[n1], . . . ,x k[nk] ∈ B[nk]. For each such set C we define a multiple
extraction operation λC on the set B[n1] × . . . × B[nk] of all k-tuples of bitvectors of widths
n1, . . . , nk. The selected chunks are ordered with respect to the strict ordering introduced in
Definition 6.12.
Definition 6.13 (Chunk Selector Function) Let k ∈ N+ and let n1, . . . , nk ∈ N+. Let
C ⊆ Chunks〈n1,...,nk〉 be a set of chunks and let q := |C|. Let l1, . . . , lq ∈ {1, . . . , k} and
i1, . . . , iq ∈ N and j1, . . . , jq ∈ N, such that C = { 〈lr, jr, ir〉 | 1 ≤ r ≤ q } and such that
〈l1, j1, i1〉  〈l2, j2, i2〉  . . .  〈lq, jq, iq〉 .
Let mr := jr − ir + 1 for all r ∈ {1, . . . , q}. Then the chunk selector function
λC : B[n1] × . . .× B[nk] −→ B[m1] × . . .× B[mq ]
is defined by
λC(x
1
[n1]
, . . . ,x k[nk]) := 〈x
l1
[nl1 ]
[j1, i1], . . . ,x
lq
[nlq ]
[jq, iq] 〉
for all x 1[n1] ∈ B[n1], . . . ,x k[nk] ∈ B[nk]. 
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We have now provided all the means which are necessary to formally characterize that a given
bitvector function is partially bitwise as it has been informally described in the introductory
example given in Section 6.1. In the following, let ◦ denote the composition of functions.
Definition 6.14 (Partially Bitwise Bitvector Functions) Let n ∈ N+ and let k ∈ N+.
Let n1, . . . , nk ∈ N+ and let F[n] : B[n1] × . . . × B[nk] −→ B[n] be a k-ary bitvector function
of width n on bitvectors of width n1, . . . , nk. Let i, j ∈ N with 0 ≤ i ≤ j < n, and let
m := j − i + 1. Then F[n] is partially bitwise in [j, i] if there exists a set of chunks
C ⊆ Chunks〈n1,...,nk〉 and a bitwise bitvector function
B[m] : B[m] × . . .× B[m] −→ B[m]
such that B[m] ◦ λC is well defined and such that
F[n](x 1[n1], . . . ,x k[nk])[j, i] = B[m](λC(x 1[n1], . . . ,x k[nk]))
for all x 1[n1] ∈ B[n1], . . . ,x k[nk] ∈ B[nk], i.e. we have F[n][j, i] = B[m] ◦ λC . 
Note: If a bitvector function F[n] is partially bitwise in [j, i] with respect to a set of chunks C
and with respect to a bitwise bitvector function B[m], then well-definedness of B[m] ◦ λC implies
that C is a homogeneous set of chunks with width(C) = m and |C| = q, where q ∈ N+ is the
arity of B[m]. Figure 6.8 illustrates the concept of bitvector functions which are partially bitwise
on a set of chunks.
F[n](x 1[n1], ... ,xk[nk])
xk[nk]
· · ·
x 2[n2]
x 1[n1]
C
ij︸ ︷︷ ︸
B[m](x 1[n1][j1, i1],x 2[n2][j2, i2], . . . ,xk[nk][jk, ik])
Figure 6.8: Partially Bitwise Bitvector Functions
Obviously, a bitvector function F[n] which is partially bitwise in an interval [j, i] is also partially
bitwise in each sub interval of [j, i].
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Corollary 6.15 (Partially Bitwise Bitvector Functions) Let k ∈ N+ and let n ∈ N+.
Let n1, . . . , nk ∈ N+ and let F[n] : B[n1] × . . . × B[nk] −→ B[n] be a bitvector function. Let
i, j ∈ N with 0 ≤ i ≤ j < n and assume F[n] to be partially bitwise in [j, i]. Let i′, j′ ∈ N with
i ≤ i′ ≤ j′ ≤ j. Then F[n] is partially bitwise in [j′, i′]. 
Additionally, each bitvector function F[n] is partially bitwise in each single-bit interval [i, i] since
the data dependencies for each bit of the result of F[n] can always be described by a one-bit
Boolean function, and since C can always be chosen as the set of all one-bit chunks belonging
to Chunks〈n1,...,nk〉.
Corollary 6.16 (Partially Bitwise Bitvector Functions) Let k ∈ N+ and let n ∈ N+.
Let n1, . . . , nk ∈ N+ and let F[n] : B[n1] × . . . × B[nk] −→ B[n] be a bitvector function. Let
i ∈ N with 0 ≤ i < n. Then F[n] is partially bitwise in [i, i]. 
We furthermore define the inverse operation of chunk selection which computes the inverse image
of a collection of values of chunks with respect to a specific chunk selector function.
Definition 6.17 (Inversion of Chunk Selection) Let k ∈ N+ and n1, . . . , nk ∈ N+. Let
C ⊆ Chunks〈n1,...,nk〉 be a set of chunks and q := |C|. Let l1, . . . , lq ∈ {1, . . . , k} and
i1, . . . , iq ∈ N and j1, . . . , jq ∈ N, such that C = { 〈lr, jr, ir〉 | 1 ≤ r ≤ q } and such that
〈l1, j1, i1〉  〈l2, j2, i2〉  . . .  〈lq, jq, iq〉. Let mr := jr − ir + 1 for all r ∈ {1, . . . , q},
and let y1[m1] ∈ B[m1], . . . ,y
q
[mq ]
∈ B[mq ]. Then
λ−1C (y
1
[m1]
, . . . ,y q[mq ]) :=
{ 〈x 1[n1], . . . ,x k[nk]〉 ∈ B[n1] × . . .× B[nk] | λC(x 1[n1], . . . ,x k[nk]) = 〈y1[m1], . . . ,y
q
[mq ]
〉 }
denotes the inverse image of y1[m1], . . . ,y
q
[mq ]
with respect to λC . 
6.4 Bitwise Decomposition
In the following, let k ∈ N+ and n1, . . . , nk ∈ N+. Let V := {x 1[n1], . . . ,x k[nk]} be a set of
bitvector variables. The objective of this chapter is to characterize satisfiability of a given system
E ⊆ E(V ) of bitvector equations by satisfiability of a collection of bitwise BvSAT problems. Our
goal is to compute bitwise bitvector functions B 1[m1], . . . ,B
q
[mq ]
with q ∈ N+ and m1, . . . ,mq ∈ N+
such that
E is satisfiable ⇐⇒ ∀ i ∈ {1, . . . , q} : BvSAT(B i[mi]) is satisfiable (6.17)
Moreover, it is desirable not only to just characterize satisfiability of E, but also to characterize
satisfying solutions of E in a manner such that an easy way is provided to generate satisfying
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solutions of E from satisfying solutions of the BvSAT problems, and vice versa. As we have
seen, for each E ⊆ E(V ), there exists a bitvector function F[n] : B[n1] × . . .× B[nk] −→ B[n] such
that satisfying solutions of E are exactly the zeros of F[n]:
〈x 1[n1], . . . ,x k[nk]〉 satisfies E ⇐⇒ F[n](x 1[n1], . . . ,x k[nk]) = 0[n]
The first idea is to compute [j1, i1], . . . , [jq, iq] with i1, . . . , iq ∈ N and j1, . . . , jq ∈ N and bit-
wise bitvector functions B 1[m1], . . . ,B
q
[mq ]
for q ∈ N+ and m1, . . . ,mq ∈ N+ and sets of chunks
C1, . . . , Cq such that F[n] is partially bitwise in each [js, is], i.e.
∀ s ∈ {1, . . . , q} : F[n](x 1[n1], . . . ,x k[nk])[js, is] = B s[ms] ◦ λCs(x 1[n1], . . . ,x k[nk])
and such that (6.17) holds. The point is that, instead of characterizing satisfying solutions of E
by zeros of F[n], now satisfying solutions of E can be characterized by zeros of B 1[m1], . . . ,B
q
[mq ]
.
This approach can be generalized as follows: given a system E ⊆ E(V ) of bitvector equations
our objective is to compute
- sets of chunks C1, . . . , Cq ⊆ Chunks〈n1,...,nk〉 with q ∈ N+, and
- bitwise bitvector functions B 1[m1], . . . ,B
q
[mq ]
with m1, . . . ,mq ∈ N+
such that B i[mi] ◦ λCi is well defined for all i ∈ {1, . . . , q}, and such that for all x 1[n1] ∈ B[n1], . . . ,
x k[nk] ∈ B[nk] we have:
〈x 1[n1], . . . ,x k[nk]〉 satisfies E ⇐⇒
∀ i ∈ {1, . . . , q} : B i[mi] ◦ λCi(x 1[n1], . . . ,x k[nk]) = 0[mi] (6.18)
If (6.18) holds, then we can conclude
E is satisfiable =⇒ ∀ i ∈ {1, . . . , q} : BvSAT(B i[mi]) is satisfiable
i.e. the forward implication of (6.17) holds. However, in general (6.18) is not sufficient to
guarantee that the opposite implication of (6.17) also holds, as shown in the following example.
Example 6.18 (Decomposition into Bitwise BvSAT Problems) Let x [3] be a bitvector
variable and consider the following bitvector equation e ∈ E( {x [3]} ):
( neg(x [3][2, 1]) xor x [3][1, 0] ) or x [3][2, 1] = 0[2] (6.19)
Let F[2] : B[3] −→ B[2] be defined by x [3] 7→ (neg(x [3][2, 1]) xor x [3][1, 0]) or x [3][2, 1] for all
x [3] ∈ B[3]. Then we have:
x [3] satisfies e ⇐⇒ F[2](x [3]) = 0[2]
F[2] is not a bitwise bitvector function. Let C := { 〈1, 1, 0〉, 〈1, 2, 1〉 }. Then C ⊆ Chunks〈3〉. Let
B[2] : B[2] × B[2] −→ B[2] be defined by
〈a [2], b [2]〉 7→ (neg(a [2]) xor b [2]) or a [2]
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for all a [2], b [2] ∈ B[2]. Then B[2] is a bitwise bitvector function, B[2] ◦ λC is well defined, and
the following holds for all x [3] ∈ B[3]:
F[2](x [3]) = B[2] ◦ λC(x [3])
and thus
x [3] satisfies e ⇐⇒ B[2] ◦ λC(x [3]) = 0[2]
⇐⇒ λC(x [3]) satisfies BvSAT(B[2])
and we can conclude
e is satisfiable =⇒ BvSAT(B[2]) is satisfiable
However, the opposite implication is not true, i.e.
BvSAT(B[2]) is satisfiable =⇒/ e is satisfiable
since in this example e is not satisfiable because the or operator occurring in (6.19) requires
x [3][2, 1] = 00 ∧ neg(x [3][2, 1]) xor x [3][1, 0] = 00
=⇒ x [3][2, 1] = 00 ∧ neg(x [3][2, 1]) = x [3][1, 0]
=⇒ x [3][2, 2] = x [3][1, 1] ∧ neg(x [3][2, 2]) = x [3][1, 1]
=⇒ x [3][2, 2] = neg(x [3][2, 2])  
Yet, BvSAT(B[2]) is satisfiable, for example by 〈00, 11〉. 
The reason why in this example satisfiability of the bitwise BvSAT problem does not imply
satisfiability of e, is the fact that the two chunks of x [3] which are specified by C are overlapping
and thus both their values cannot be considered as independent of each other, as it is done when
solving the BvSAT problem. Therefore, in addition to (6.18), we also require that
- C1, . . . , Cq are independent sets of chunks, and
- for each i ∈ {1, . . . , q}, Ci is a disjoint set of chunks
Let k1 := |C1| , . . . , kq := |Cq|, and let i ∈ {1, . . . , q}. Then the following holds:
Ci disjoint =⇒ ∀ y1[mi], . . . ,yki[mi] ∈ B[mi] : λ
−1
C (y
1
[mi]
, . . . ,yki[mi]) 6= ∅
and furthermore:
C1, . . . , Cq independent =⇒
∀ y1,1[m1], . . . ,y
1,k1
[m1]
∈ B[m1], . . . , y q,1[mq ], . . . ,y
q,kq
[mq ]
∈ B[mq ] : (
q⋂
i=1
λ−1Ci (y
i,1
[mi]
, . . . ,y i,ki[mi]) ) 6= ∅
That is, if C1, . . . , Cq are independent and disjoint sets of chunks, then we have:
∀ y1,1[m1], . . . ,y
1,k1
[m1]
∈ B[m1], . . . , y q,1[mq ], . . . ,y
q,kq
[mq ]
∈ B[mq ] :
∃ x 1[n1] ∈ B[n1], . . . ,x k[nk] ∈ B[nk] :
∀ i ∈ {1, . . . , q} : λCi(x 1[n1], . . . ,x k[nk]) = 〈y
i,1
[mi]
, . . . ,y i,ki[mi]〉 (6.20)
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and hence, for all y1,1[m1], . . . ,y
1,k1
[m1]
∈ B[m1], . . . , y q,1[mq ], . . . ,y
q,kq
[mq ]
∈ B[mq ], we have
∀ i ∈ {1, . . . , q} : 〈y i,1[mi], . . . ,y
i,ki
[mi]
〉 satisfies BvSAT(B i[mi])
=⇒ ∃ x 1[n1] ∈ B[n1], . . . ,x k[nk] ∈ B[nk] :
∀ i ∈ {1, . . . , q} : λCi(x 1[n1], . . . ,x k[nk]) satisfies BvSAT(B i[mi]) (6.21)
Together (6.18) and (6.21) imply:
∀ i ∈ {1, . . . , q} : BvSAT(B i[mi]) is satisfiable =⇒ E is satisfiable
To summarize, our objective is to compute independent and disjoint sets of chunks C1, . . . , Cq
and bitwise bitvector functions B 1[m1], . . . ,B 1[mq ] such that (6.18) holds. Then each satisfying
solution of E induces a satisfying solution for each bitwise BvSAT(B i[mi]) problem, and, con-
trariwise, for each collection of satisfying solutions of the BvSAT(B i[mi]) problems a satisfying
solution of E exists such that these solutions 〈y i,1[mi,1], . . . ,y
i,ki
[ni,ki ]
〉 are exactly the results of
chunk selection with respect to C1, . . . , Cq when applied to the satisfying solutions of E. This
conceptual approach is reflected by the following definition of a data structure which is called a
bitwise decomposition of E and which provides a means to describe the set of satisfying solutions
of E in terms of sets of chunks and bitwise bitvector functions.
Definition 6.19 (Bitwise Decomposition) Let k ∈ N+ and let n1, . . . , nk ∈ N+. Let
V := {x 1[n1], . . . ,x k[nk]} be a set of bitvector variables and let E ⊆ E(V ) be a system of
bitvector equations. A bitwise decomposition DE of E is a set
DE = { 〈C1,B 1[m1]〉, . . . , 〈Cq,B
q
[mq ]
〉 }
with q ∈ N+ and m1, . . . ,mq ∈ N+, where
- C1, . . . , Cq ⊆ Chunks〈n1,...,nk〉 are a complete selection of disjoint and independent
sets of chunks, and
- B 1[m1], . . . ,B
q
[mq ]
are bitwise bitvector functions, such that B i[mi] ◦ λCi is well defined
for each i ∈ {1, . . . , q},
and such that the following holds for all x 1[n1] ∈ B[n1], . . . ,x k[nk] ∈ B[nk]:
〈x 1[n1], . . . ,x k[nk]〉 satisfies E ⇐⇒
∀ i ∈ {1, . . . , q} : λCi(x 1[n1], . . . ,x k[nk]) satisfies BvSAT(B i[mi]) 
We will illustrate bitwise decompositions as annotated collections of sets of chunks as it is shown
in Figure 6.9 below.
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DE = { 〈C1,B 1[8]〉, 〈C2,B 2[4]〉, 〈C3,B 3[4]〉, 〈C4,B 4[2]〉 }
x 1[16]
x 1[16]
x 1[16]
x 2[16]
x 2[16]
x 2[16]
x 2[16]
x 3[6]
x 3[6]
x 4[8]
〈C1,B 1[8]〉
〈C2,B 2[4]〉
〈C3,B 3[4]〉
〈C4,B 4[2]〉
Figure 6.9: Illustration of Bitwise Decompositions
Corollary 6.16 implies that for each system of bitvector equations there always exists at least
one bitwise decomposition because it is always possible to describe satisfiability of a system of
bitvector equations by a Boolean formula involving Boolean variables for all single-bit chunks
of the bitvector variables.
Corollary 6.20 (Existence of Bitwise Decompositions) Let E be a system of bitvector
equations. Then there exists a bitwise decomposition of E. 
Furthermore, Corollary 6.15 implies that in general bitwise decompositions of systems of bitvec-
tor equations are ambiguous, i.e. usually there exists a multitude of equivalent bitwise decom-
positions of the same systems of bitvector equations because the bitwise satisfiability problem
corresponding to each 〈Ci,B i[mi]〉 can always be refined into an equivalent conjunction of bitwise
satisfiability problems of smaller widths.
Corollary 6.21 (Ambiguity of Bitwise Decompositions) Let E be a system of bitvec-
tor equations and let DE be a bitwise decomposition of E which contains at least one set of
chunks C with width(C) > 1. Then each refinement of DE is also a bitwise decomposition
of E. 
The notion of refinements of bitwise decompositions of systems of bitvector equations is ex-
plained in detail in Section 6.6.3.
6.5 Computing the Decomposition
Let k ∈ N+ and n1, . . . , nk ∈ N+. Let V := {x 1[n1], . . . ,x k[nk]} be a set of bitvector variables,
and let E ⊆ E(V ) be a system of bitvector equations. We will incrementally compute a bitwise
decomposition DE of E by induction on E. It is presumed that all equations e ∈ E are given in a
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specific normalized form, as stated in the assumption (6.22) of the induction step. In Chapter 7,
normalization of bitvector equations will be explained, and we will show that this assumption
can be made without loss of generality.
For the induction base consider an empty set of bitvector equations E = ∅. Then a bitwise
decomposition of E exists for trivial reasons. For each i ∈ {1, . . . k} define
- Ci := { 〈i, ni − 1, 0〉 }, and
- B i[ni] : B[ni] −→ B[ni] with x [ni] 7→ 0[ni] for all x [ni] ∈ B[ni]
and let DE := { 〈C1,B 1[n1]〉, . . . , 〈Ck,B k[nk]〉 }. Then DE is a bitwise decomposition of E.
For the induction step it is assumed that a system E ⊆ E(V ) of bitvector equations and a bitwise
decomposition DE of E and an additional bitvector equation e ∈ E(V ) are given. We show how
to obtain a bitwise decomposition of the augmented system E′ := E ∪ { e }.
Let q ∈ N+ and m1, . . . ,mq ∈ N+. Let C1, . . . , Cq ⊆ Chunks〈n1,...,nk〉 be sets of chunks and
B 1[m1], . . . ,B
q
[mq ]
be bitwise bitvector functions such that
DE = { 〈C1,B 1[m1]〉, . . . , 〈Cq,B
q
[mq ]
〉 }
is the bitwise decomposition of E.
Assume that furthermore a set of chunks C ⊆ Chunks〈n1,...,nk〉 and a bitwise bitvector function
B[m] with m ∈ N+ are given such that B[m] ◦ λC is well defined and such that
〈x 1[n1], . . . ,x k[nk]〉 satisfies e ⇐⇒ B[m] ◦ λC(x 1[n1], . . . ,x k[nk]) = 0[m] (6.22)
holds for all x 1[n1] ∈ B[n1], . . . ,x k[nk] ∈ B[nk].
In the following sections we will present a procedure Slice(DE , 〈C,B[m]〉) which computes p ∈ N+
and w1, . . . , wp ∈ N+ and sets of chunks D1, . . . , Dp ⊆ Chunks〈n1,...,nk〉 and bitwise bitvector
functions H 1[w1], . . . ,H
p
[wp]
such that
D′E′ := { 〈D1,H 1[w1]〉, . . . , 〈Dp,H
p
[wp]
〉 }
is a bitwise decomposition of E ∪ { e } = E′.
D′E′ is computed by incrementally modifying DE . The Slice procedure is presented in Sec-
tion 6.7. Slice applies several atomic modification steps to bitwise decompositions which are
defined in the following section.
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6.6 Modifying the Decomposition
In this section, several atomic procedures are defined which operate on and modify the de-
composition data structures which have been introduced in Definition 6.19. These procedures
establish basic transformation steps on bitwise decompositions and will be used as macros in
the Slice procedure and in the main algorithms which compute a bitwise decomposition for a
given system of bitvector equations.
6.6.1 Find
Let D = { 〈C1,B 1[m1]〉, . . . , 〈Cq,B
q
[mq ]
〉 } be a bitwise decomposition as defined in Definition 6.19.
The procedure Find(D, 〈l, i〉), which is presented below, then returns the uniquely determined
pair 〈Cp,B p[mp]〉 ∈ D with p ∈ {1, . . . , q} for which the one-bit chunk 〈l, i, i〉 ∈ Chunks〈n1,...,nk〉
with l ∈ {1, . . . , k} and 0 ≤ i < nl is comprised in the set of chunks Cp.
Algorithm 1 Find
1 Find(D, 〈l, i〉) {
2 let p := j ∈ {1, . . . , q} with 〈l, i, i〉 v Cj /* note: p is uniquely determined */
3 return 〈Cp,B p[mp]〉
4 }
Reconsider the bitwise decomposition shown as an example in Figure 6.9. A sample Find oper-
ation for the same decomposition is illustrated in the following figure below.
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x 1[16]
x 1[16]
x 1[16]
x 2[16]
x 2[16]
x 2[16]
x 2[16]
x 3[6]
x 3[6]
x 4[8]
〈C1,B 1[8]〉
〈C2,B 2[4]〉
〈C3,B 3[4]〉
〈C4,B 4[2]〉
x 1[16]
x 3[6]
〈C2,B 2[4]〉
−→
Find(D, 〈3, 5〉)
Figure 6.10: Illustration of Find Operations
Note: The structure D is not altered by Find operations, whereas the next two procedures
perform modifying operations D 7→ D′ on bitwise decompositions.
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6.6.2 Union
Let D = { 〈C1,B 1[m1]〉, . . . , 〈Cq,B
q
[mq ]
〉 } be a bitwise decomposition. The Union procedure com-
putes the union of two pairs 〈Ci,B i[mi]〉 ∈ D and 〈Cj ,B
j
[mj ]
〉 ∈ D for i, j ∈ {1, . . . , q}. As a
precondition, it is required that both sets Ci and Cj are sets of chunks of the same width, i.e.
mi = mj , and thus both bitwise bitvector functions B i[mi] and B
j
[mj ]
are bitvector functions of
the same width. The union of 〈Ci,B i[mi]〉 and 〈Cj ,B
j
[mj ]
〉 is then defined to be the pair consisting
of the regular set union of Ci and Cj and of the bitwise union of the bitvector functions B i[mi]
and B j[mj ]. Bitwise union is defined as stated in the following corollary.
Corollary 6.22 (Bitwise Union of Chunk Selector Functions) Let k ∈ N+ and let
n1, . . . , nk ∈ N+. Let m ∈ N+ and let C1, C2 ⊆ Chunks〈n1,...,nk〉 be homogeneous sets of
chunks with width(C1) = m and width(C2) = m. Let B 1[m] and B 2[m] be bitwise bitvector func-
tions of width m such that B 1[m] ◦ λC1 and B 2[m] ◦ λC2 are well defined. Then there exists a
uniquely determined bitwise bitvector function B[m] of width m such that
- B[m] ◦ λC1∪C2 is well defined, and
- for all x 1[n1] ∈ B[n1], . . . ,x k[nk] ∈ B[nk] we have
B[m] ◦ λC1∪C2(x 1[n1], . . . ,x k[nk]) =
B 1[m] ◦ λC1(x 1[n1], . . . ,x k[nk]) or B 2[m] ◦ λC2(x 1[n1], . . . ,x k[nk])
B[m] is called the bitwise union of B 1[m] and B 2[m] with respect to C1, C2 and will be denoted
by OR(〈C1,B 1[m]〉, 〈C2,B 2[m]〉).
Proof: Let k ∈ N+ and let n1, . . . , nk ∈ N+. Let m ∈ N+ and let C1, C2 ⊆ Chunks〈n1,...,nk〉
be homogeneous sets of chunks with width(C1) = m and width(C2) = m. Let B 1[m] and B 2[m] be
bitwise bitvector functions of width m such that B 1[m] ◦ λC1 and B 2[m] ◦ λC2 are well defined.
Let α1 : { 1, . . . , |C1| } −→ C1 and α2 : { 1, . . . , |C2| } −→ C2 be ordered bijective enumerations
of the elements of C1 and C2, respectively, such that
∀ i, j ∈ { 1, . . . , |C1| } : i < j =⇒ α1(i) α1(j)
and
∀ i, j ∈ { 1, . . . , |C2| } : i < j =⇒ α2(i) α2(j)
Let furthermore β : { 1, . . . , |C1 ∪ C2| } −→ C1 ∪C2 be the ordered bijective enumeration of the
elements of C1 ∪ C2 with
∀ i, j ∈ { 1, . . . , |C1 ∪ C2| } : i < j =⇒ β(i) β(j)
Then define
H 1[m] : B[m] × . . .× B[m]︸ ︷︷ ︸
|C1∪C2|
−→ B[m] and H 2[m] : B[m] × . . .× B[m]︸ ︷︷ ︸
|C1∪C2|
−→ B[m]
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by
H 1[m](y1[m], . . . ,y |C1∪C2|[m] ) := B 1[m](y
β−1 ◦α1(1)
[m] ,y
β−1 ◦α1(2)
[m] , . . . ,y
β−1 ◦α1(|C1|)
[m] )
and
H 2[m](y1[m], . . . ,y |C1∪C2|[m] ) := B 2[m](y
β−1 ◦α2(1)
[m] ,y
β−1 ◦α2(2)
[m] , . . . ,y
β−1 ◦α2(|C2|)
[m] )
for all y1[m], . . . ,y
|C1∪C2|
[m] ∈ B[m]. Then H 1[m] and H 2[m] are bitwise bitvector functions. Let
B[m] : B[m] × . . .× B[m]︸ ︷︷ ︸
|C1∪C2|
−→ B[m]
be defined by
B[m](y1[m], . . . ,y |C1∪C2|[m] ) := B 1[m](y1[m], . . . ,y
|C1∪C2|
[m] ) or B 2[m](y1[m], . . . ,y
|C1∪C2|
[m] )
Then B[m] is a bitwise bitvector function, and we have
B[m] ◦ λC1∪C2(x 1[n1], . . . ,x k[nk]) =
B 1[m] ◦ λC1(x 1[n1], . . . ,x k[nk]) or B 2[m] ◦ λC2(x 1[n1], . . . ,x k[nk])
for all x 1[n1] ∈ B[n1], . . . ,x k[nk] ∈ B[nk]. 
Note: Depending on the sizes of the sets of chunks C1 and C2, B 1[m] and B 2[m] in general can be
bitwise bitvector functions of different arities.
Example 6.23 (Bitwise Union of Chunk Selector Functions) Let C1 ⊆ Chunks〈8,4,10〉
and C2 ⊆ Chunks〈8,4,10〉 with C1 = { 〈1, 7, 4〉, 〈2, 3, 0〉, 〈3, 10, 7〉 } and C2 = { 〈1, 3, 0〉, 〈3, 10, 7〉 }.
Let B 1[4] : B[4] × B[4] × B[4] −→ B[4] and B 2[4] : B[4] × B[4] −→ B[4] be bitwise bitvector functions.
Then
B 1[4] ◦ λC1 : B[8] × B[4] × B[10] −→ B[4],
〈x 1[8],x 2[4],x 3[10]〉 7→ B 1[4](x 1[8][7, 4],x 2[4],x 3[10][10, 7])
and
B 2[4] ◦ λC2 : B[8] × B[4] × B[10] −→ B[4],
〈x 1[8],x 2[4],x 3[10]〉 7→ B 2[4](x 1[8][3, 0],x 3[10][10, 7])
Let B[4] := OR(〈C1,B 1[4]〉, 〈C2,B 2[4]〉). Then we have
B[4] : B[4] × B[4] × B[4] × B[4] −→ B[4],
〈y1[4],y2[4],y3[4],y4[4]〉 7→ B 1[4](y2[4],y3[4],y4[4]) or B 2[4](y1[4],y4[4])
and
B[4] ◦ λC1∪C2 : B[8] × B[4] × B[10] −→ B[4],
〈x 1[8],x 2[4],x 3[10]〉 7→ B[4](x 1[8][3, 0],x 1[8][7, 4],x 2[4],x 3[10][10, 7]) 
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The algorithm which computes union operations for bitwise decompositions is shown below. The
two pairs of D which are to be united are referenced by specifying two one-bit chunks and then
using the Find procedure which has been introduced in 6.6.1. The resulting decomposition D′
is then constructed by replacing 〈Ci,B i[mi]〉 and 〈Cj ,B
j
[mj ]
〉 by their union.
Algorithm 2 Union
1 Union(D, 〈l1, i1〉, 〈l2, i2〉) {
2 〈D1,H 1[m]〉 := Find(D, 〈l1, i1〉)
3 〈D2,H 2[m]〉 := Find(D, 〈l2, i2〉)
4 D := D1 ∪D2 /* assert width(D1) = width(D2) */
5 H[m] := OR ( 〈D1,H 1[m]〉, 〈D2,H 2[m]〉 )
6 D := D \ { 〈D1,H 1[m]〉, 〈D2,H 2[m]〉 }
7 D := D ∪ { 〈D,H[m]〉 }
8 return D;
9 }
Using the example already shown in Figures 6.9 and 6.10, union operations on bitwise decom-
positions are illustrated below.
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x 4[8]
〈C1,B 1[8]〉 〈C2,B 2[4]〉
〈C3,B 3[4]〉
〈C4,B 4[2]〉
x 1[16]
x 1[16]
x 1[16]
x 2[16]
x 2[16]
x 2[16]
x 2[16]
x 3[6]
x 3[6]
x 4[8]
〈C1,B 1[8]〉 〈C2 ∪ C3,
OR(〈C2,B 2[4]〉, 〈C3,B 3[4]〉) 〉
〈C4,B 4[2]〉
−→
Union(D, 〈1, 12〉, 〈3, 2〉)
Figure 6.11: Illustration of Union Operations
Corollary 6.24 (Bitwise Compositions of Chunk Selector Functions) Let k ∈ N+
and let n1, . . . , nk ∈ N+. Let m ∈ N+ and let C1, C2 ⊆ Chunks〈n1,...,nk〉 be homogeneous
sets of chunks with width(C1) = m and width(C2) = m. Let B 1[m] and B 2[m] be bitwise
bitvector functions of width m such that B 1[m] ◦ λC1 and B 2[m] ◦ λC2 are well defined. Let
B[m] := OR(〈C1,B 1[m]〉, 〈C2,B 2[m]〉). Then for all x 1[n1] ∈ B[n1], . . . ,x k[nk] ∈ B[nk] we have:
B[m] ◦ λC1∪C2(x 1[n1], . . . ,x k[nk]) = 0[m] ⇐⇒
B 1[m] ◦ λC1(x 1[n1], . . . ,x k[nk]) = 0[m] ∧ B 2[m] ◦ λC2(x 1[n1], . . . ,x k[nk]) = 0[m] 
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Corollary 6.24 is an easy-to-see implication of the definition of bitwise unions of bitwise bitvector
functions. As a consequence, the property of being a bitwise decomposition of a given system
of bitvector equations is invariant under Union operations.
Theorem 6.25 (Bitwise Decompositions) Let D = { 〈C1,B 1[m1]〉, . . . , 〈Cq,B
q
[mq ]
〉 } be a
bitwise decomposition. Let l1, l2 ∈ {1, . . . , k} and let i1, i2 ∈ N such that 0 ≤ i1 < nl1 and
0 ≤ i2 < nl2, and such that width(Cj1) = width(Cj2) for j1, j2 ∈ N+ with 〈l1, i1, i1〉 v Cj1 and
〈l2, i2, i2〉 v Cj2. Let
D′ := Union(D, 〈l1, i1〉, 〈l2, i2〉)
and let E be a system of bitvector equations. Then the following holds:
D is a bitwise decomposition of E =⇒ D′ is a bitwise decomposition of E
Proof: The collection of sets of chunks belonging to D′ is complete and independent because
the sets belonging to D are complete and independent and Union computes the union of two
homogeneous disjoint sets of chunks of the same width, which again results in a homogeneous
disjoint set of chunks. Corollary 6.24 then yields that criterion (6.18) of bitwise decompositions,
as stated in Definition 6.19, is preserved. 
6.6.3 Split
The third procedure also performs a modifying operation D 7→ D′ on bitwise decompositions
D = { 〈C1,B 1[m1]〉, . . . , 〈Cq,B
q
[mq ]
〉 } by splitting all chunks contained in a specific set of chunks
Cj with 〈Cj ,B j[mj ]〉 ∈ D at the same index position p. The resulting upper and lower parts of the
chunks are grouped into two new sets of chunks C low and Chigh. The pair 〈Cj ,B j[mj ]〉 is removed
from D, and two new pairs consisting of C low and Chigh and the respective bitwise bitvector
functions of reduced width corresponding to B j[mj ] are added.
Algorithm 3 Split
1 Split(D, 〈l, i〉, p) {
2 〈D,H[m]〉 := Find(D, 〈l, i〉) /* assert 0 < p < width(D) */
3 D1 := { 〈l, i+ p− 1, i〉 | l, j, i ∈ N ∧ 〈l, j, i〉 ∈ D }
4 D2 := { 〈l, j, i+ p〉 | l, j, i ∈ N ∧ 〈l, j, i〉 ∈ D }
5 m1 := width(D1)
6 m2 := width(D2)
7 H 1[m1] := H[m1] /* note: H 1[m1] ' H[m] */
8 H 2[m2] := H[m2] /* note: H 2[m2] ' H[m] */
9 D := D \ { 〈D,H[m]〉 }
10 D := D ∪ { 〈D1,H 1[m1]〉, 〈D2,H 2[m2]〉 }
11 return D;
12 }
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The set Cj which is to be split is referenced by specifying a one-bit chunk of Chunks〈n1,...,nk〉
and then calling Find. The third parameter of the procedure indicates the offset p at which
the chunks of Cj are to be split. Figure 6.12 shows an example which modifies the bitwise
decomposition which has already been used in the last sections and splits all chunks of the set
containing bit 4 of x 1[16] at offset position p = 2.
456791011 8
131211 9 8 7 610
01234567
0123
12131415
01
0123
4 25 3
1514
5 4
0123
12131415
01
0123
4 25 3
1514
5 4
6791011 8
1211 9 81013
234567
67
45
01
x 1[16]
x 1[16]
x 1[16]
x 2[16]
x 2[16]
x 2[16]
x 2[16]
x 3[6]
x 3[6]
x 4[8]
〈C1,B 1[8]〉 〈C2,B 2[4]〉
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〈Chigh1 ,B 1[6]〉
〈C2,B 2[4]〉
〈C3,B 3[4]〉
〈C4,B 4[2]〉
−→
Split(D, 〈1, 4〉, 2)
Figure 6.12: Illustration of Split Operations
Split operations on a bitwise decomposition of a given system E of bitvector equations again
yield bitwise decompositions of E.
Theorem 6.26 (Bitwise Decompositions) Let D = { 〈C1,B 1[m1]〉, . . . , 〈Cq,B
q
[mq ]
〉 } be a
bitwise decomposition. Let l ∈ {1, . . . , k} and let i ∈ N such that 0 ≤ i < nl. Let p ∈ N+ such
that 0 < p < width(Cj) for j ∈ N+ with 〈l, i, i〉 v Cj. Let
D′ := Split(D, 〈l, i〉, p)
and let E be a system of bitvector equations. Then the following holds:
D is a bitwise decomposition of E =⇒ D′ is a bitwise decomposition of E
Proof: Splitting all chunks of a homogeneous disjoint set of chunks at the same index position
and then grouping the resulting chunks according to upper and lower parts yields two homoge-
neous and disjoint sets of chunks. Thus the collection of sets of chunks belonging to D′ again is
complete and independent. Theorem 4.8 yields that criterion (6.18) of bitwise decompositions
continues to hold because H 1[m1], H 2[m2] and H[m] are corresponding bitwise bitvector functions
with the same characteristic Boolean function. 
If a bitwise decompositionD′ can be obtained from another bitwise decompositionD by repeated
application of Split operations, then D′ is called a refinement of D.
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6.7 The Central Procedure: Bitwise Slicing
Bitwise decompositions D = { 〈C1,B 1[m1]〉, . . . , 〈Cq,B
q
[mq ]
〉 } hold several aspects of information.
The sets of chunks C1, . . . , Cq explicitly indicate the grouping of contiguous parts of the bitvectors
according to bitwise data dependencies, and B 1[m1], . . . ,B
q
[mq ]
are a detailed specification of the
bitwise data flow. For each bitvector variable x l[nl] a bitwise decomposition D furthermore
implicitly contains the information how x l[nl] is decomposed into a complete set of disjoint
chunks induced by the sets C1, . . . , Cq. Such a decomposition of a bitvector variable is called a
granularity and is defined as follows.
Definition 6.27 (Granularity) Let k ∈ N+ and n1, . . . , nk ∈ N+. Let l ∈ {1, . . . , k}. A
granularity of x l[nl] ∈ B[nl] is a disjoint set of chunks
G ⊆ (Chunks〈n1,...,nk〉 ∩ { l } × N× N )
such that for all i ∈ {0, . . . , nl − 1} we have 〈l, i, i〉 v G. 
Note: If G ⊆ Chunks〈n1,...,nk〉 is a granularity of x l[nl], then there exist q ∈ N+ and i1, . . . , iq ∈ N
and j1, . . . , jq ∈ N+ such that G = { 〈l, j1, i1〉, . . . , 〈l, jq, iq〉 } and such that the bitvector equation
x l[nl] = x
l
[nl]
[jq, iq] ⊗ . . . ⊗ x l[nl][j1, i1]
is a tautology.
Example 6.28 (Granularity) Let G := { 〈1, 3, 0〉, 〈1, 11, 4〉, 〈1, 15, 12〉 }. Then G is a granu-
larity of x 1[16] and the bitvector equation
x 1[16] = x
1
[16][15, 12] ⊗ x 1[16][11, 4] ⊗ x 1[16][3, 0]
is a tautology. Granularities will be illustrated in the way as G is illustrated in Figure 6.13. 
456791011 812131415 0123x 1[16]
Figure 6.13: Granularity G of Example 6.28
The granularities which are induced by a bitwise decomposition then are given as follows.
Definition 6.29 (Granularities Induced by Bitwise Decompositions) Let k ∈ N+
and let n1, . . . , nk ∈ N+. Let D = { 〈C1,B 1[m1]〉, . . . , 〈Cq,B
q
[mq ]
〉 } be a bitwise decomposition
with C1, . . . , Cq ⊆ Chunks〈n1,...,nk〉. Let l ∈ {1, . . . , k}. The granularity of x l[nl] induced
by D is given by
gran(x l[nl],D) := (
q⋃
i=1
Ci ∩ { l } × N× N ) 
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The definition of gran(x l[nl],D) yields a granularity in the sense of Definition 6.27 because
C1, . . . , Cq is a complete and independent collection of disjoint sets of chunks. In Figure 6.14
the granularities are shown which are induced for all bitvector variables by the sample bitwise
decomposition presented in Figure 6.9.
x 1[16]
x 2[16]
x 3[6]
x 4[8]
Figure 6.14: Granularities induced by the Bitwise Decomposition shown in Fig. 6.9
We will now present the central procedure Slice which computes the induction step as it has been
announced in Section 6.5. The input parameters of the Slice procedure are a bitwise decompo-
sition D = { 〈C1,B 1[m1]〉, . . . , 〈Cq,B
q
[mq ]
〉 } and a set of chunks C and a bitwise bitvector function
B[m] such that B[m] ◦ λC is well defined. Slice incrementally modifies D such that after comple-
tion of the procedure the result is a bitwise decomposition D′ = { 〈D1,H 1[w1]〉, . . . , 〈Dp,H
p
[wp]
〉 }
such that for all x 1[n1] ∈ B[n1], . . . ,x k[nk] ∈ B[nk] the following holds:
∀ i ∈ {1, . . . , p} : λDi(x 1[n1], . . . ,x k[nk]) satisfies BvSAT(H i[wi]) ⇐⇒
λC(x 1[n1], . . . ,x
k
[nk]
) satisfies BvSAT(B[m]) ∧
∀ i ∈ {1, . . . , q} : λCi(x 1[n1], . . . ,x k[nk]) satisfies BvSAT(B i[mi]) (6.23)
The Slice procedure is shown in Algorithm 4. We illustrate the basic steps of Slice in Figures 6.15
to 6.21 using the sample bitwise decomposition which is shown in the following figure.
x 1[n1]
x 2[n2]
x 3[n3]
x 4[n4]
x 5[n5]
x 6[n6]
〈C1,B 1[m1]〉 〈C2,B 2[m2]〉
〈C3,B 3[m3]〉 〈C4,B 4[m4]〉
〈C5,B 5[m5]〉
〈C6,B 6[m6]〉
〈C7,B 7[m7]〉 〈C8,B 8[m8]〉 〈C9,B 9[m9]〉
Figure 6.15: Sample Bitwise Decomposition D
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The granularities of x 1[n1], . . . ,x
6
[n6]
which are induced by the sets of chunks C1, . . . , C9 of this
decomposition are shown in the next figure.
x 1[n1]
x 2[n2]
x 3[n3]
x 4[n4]
x 5[n5]
x 6[n6]
Figure 6.16: Granularities induced by D
The bitwise bitvector function B[m] and the set of chunks C impose additional bitwise data
dependencies on x 1[n1], . . . ,x
6
[n6]
, for example as it is shown below.
x 1[n1]
x 2[n2]
x 3[n3]
x 4[n4]
x 5[n5]
x 6[n6]
〈C,B[m]〉
Figure 6.17: Sample Additional Bitwise Dependencies 〈C,B[m]〉
The task is to include these additional data dependencies in D in a way such that the result is a
bitwise decomposition D′ for which (6.23) holds. In doing so, the granularities of the bitvector
variables x 1[n1], . . . ,x
6
[n6]
, which are induced by the set of chunks C, have to be taken into
account. These granularities are shown in Figure 6.18.
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x 1[n1]
x 2[n2]
x 3[n3]
x 4[n4]
x 5[n5]
x 6[n6]
Figure 6.18: Granularities induced by 〈C,B[m]〉
In order to be able to combine the data dependencies which are shown in Figure 6.15 and in
Figure 6.17 in a bitwise fashion, the Slice procedure first computes the common refinement of
the two respective granularities illustrated in Figures 6.16 and 6.18. The common refinement
is the superposition of both granularities for all chunks contained in C and for all chunks of
C1, . . . , C9 which are related to chunks of C by bitwise data dependencies.
x 1[n1]
x 2[n2]
x 3[n3]
x 4[n4]
x 5[n5]
x 6[n6]
Figure 6.19: Superposition of the Granularities
The superposition is computed by first splitting all sets Ci of D which contain chunks which are
overlapping with chunks of C at the respective index positions caused by the lower and upper
bounds of the chunks of C. This is performed in steps 3–16 of Algorithm 4. As a next step,
all chunks of C are split at all inner index positions caused by the bounds of the corresponding
chunks contained in the sets Ci. This is done by traversing the bits of chunks of C from right
to left and by computing the width of the shortest chunks as occurring in the sets Ci (steps
21–26 of Algorithm 4). Once the shortest width has been determined, all chunks of C are split
at the respective index positions (steps 27–29 of Algorithm 4). The conceptual effect of these
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splittings can be seen in Figure 6.20 which illustrates the resulting intermediate state of the
bitwise decomposition D.
x 1[n1]
x 2[n2]
x 3[n3]
x 4[n4]
x 5[n5]
x 6[n6]
Figure 6.20: Splitting induced by D and 〈C,B[m]〉
The effect is that bits of chunks of C which are related to each other by the bitwise data
dependencies specified by B[m] are now contained in sets of chunks of the same width, and these
sets now can be combined by union operations (steps 31–33 of Algorithm 4). The definition
of bitwise unions of bitvector functions, as provided in Corollary 6.22, ensures that the bitwise
data dependencies are combined conjunctively as required by Equation (6.23). Finally, in steps
35–38 of Algorithm 4, the bitwise dependencies of B[m] are added. The resulting state of D is
illustrated below.
x 1[n1]
x 2[n2]
x 3[n3]
x 4[n4]
x 5[n5]
x 6[n6]
〈D1,H 1[w1]〉 〈D2,H 2[w2]〉
〈D3,H 3[w3]〉
〈D4,H 4[w4]〉
〈D5,H 5[w5]〉 〈D6,H 6[w6]〉 〈D7,H 7[w7]〉
Figure 6.21: Resulting Bitwise Decomposition
Note: The conceptual steps of inner splitting of the chunks of C from left to right according to
shortest width and the successive union of the respective resulting sets of chunks are illustrated
separately as two subsequent steps in Figures 6.20 and 6.21. However, for reasons of efficiency,
both steps can be nested as done in steps 19–41 of Algorithm 4.
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Algorithm 4 Slicing
1 Slice(D, 〈C,B[m]〉) {
2 let 〈l0, j0, i0〉 ∈ C /* assert C 6= ∅ */
3 for each 〈l, j, i〉 ∈ C with i > 0 do {
4 /* split in front of lower bound */
5 〈D,H[w]〉 := Find(D, 〈l, i〉)
6 let u, v ∈ N : 〈l, v, u〉 ∈ D ∧ 〈l, i, i〉 v 〈l, v, u〉
7 if i 6= u then {
8 Split(D, 〈l, i〉, i− u)
9 }
10 /* split behind upper bound */
11 〈D,H[w]〉 := Find(D, 〈l, j〉)
12 let u, v ∈ N : 〈l, v, u〉 ∈ D ∧ 〈l, j, j〉 v 〈l, v, u〉
13 if j 6= v then {
14 Split(D, 〈l, j〉, j − u+ 1)
15 }
16 }
17 m := 0
18 p := 0
19 while m 6= width(C) do {
20 /* split from left to right at inner bounds */
21 for each 〈l, j, i〉 ∈ C do {
22 〈D,H[w]〉 := Find(D, 〈l, i+m〉)
23 mp := width(D)
24 p := p+ 1
25 }
26 w := min{mp | 0 ≤ p < |C| }
27 for each 〈l, j, i〉 ∈ C do {
28 Split(D, 〈l, i+m〉, w)
29 }
30 /* combine respective sets of chunks */
31 for each 〈l, j, i〉 ∈ C do {
32 Union(D, 〈l, i+m〉, 〈l0, i0 +m〉)
33 }
34 /* add bitwise dependencies of B[m] */
35 〈D,H[w]〉 := Find(D, 〈l0, i0 +m〉)
36 H′[w] := OR ( 〈D,H[w]〉, 〈D,B[w]〉 ) /* note: B[w] ' B[m] */
37 D := D \ { 〈D,H[w]〉 }
38 D := D ∪ { 〈D,H′[w]〉 }
39 /* left jump to next inner bound */
40 m := m+ w
41 }
42 }
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Let D′ denote the “result” of Algorithm 4, i.e. D′ denotes the final state of the bitwise decom-
position D after the modifications made by Algorithm 4. Then D′ is a bitwise decomposition
for which Equation (6.23) holds.
Theorem 6.30 (Bitwise Decompositions) Let D = { 〈C1,B 1[m1]〉, . . . , 〈Cq,B
q
[mq ]
〉 } be a
bitwise decomposition. Let C ⊆ Chunks〈n1,...,nk〉 be a set of chunks and B[m] be a bitwise
bitvector function with m ∈ N+ such that B[m] ◦ λC is well defined. Let
D′ := Slice(D, 〈C,B[m]〉)
and let E be a system of bitvector equations and let e be a bitvector equation for which
satisfying solutions are exactly the zeros of B[m] ◦ λC . Then the following holds:
D is a bitwise decomposition of E =⇒ D′ is a bitwise decomposition of E ∪ {e}
Proof: Algorithm 4 modifies D by solely applying Split and Union operations, except for lines
35–38. Theorems 6.25 and 6.26 then imply that Algorithm 4 without lines 35–38 again yields a
bitwise decomposition of E.
The modifications of D which are made in lines 35–38 merely consist of replacing the bitwise
bitvector functions belonging to sets containing chunks which are overlapping with chunks of C
by their bitwise union with the bitwise data dependencies specified by B[m]. Corollary 6.24 then
yields that D′ again is a bitwise decomposition of E ∪ {e}. 
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Chapter 7
Normalizing Systems of Bitvector
Equations
Chapter 6 explains a technique which computes a bitwise decomposition of a given system E
of bitvector equations. The equations of E are assumed to be of a specific form, allowing
that satisfiability of each equation can be described by a bitwise bitvector function. In this
chapter, the notion of normalized systems of bitvector equations is defined. Normalized systems
of bitvector equations form a specific subclass of system of bitvector equations which comply with
the requirements of the decomposition computation. We show that for each system E of bitvector
equations an equivalent normalized system E′ can be generated, and we present procedures which
compute such an E′ by rewriting of the bitvector equations of E. The normalized system E′ is
then used to compute a bitwise decomposition of the initial system E.
System E of Bitvector Equations
System E’ of Bitvector Equations
Preprocessing
Normalization
?
?
?
Figure 7.1: Outline
The amount of scaling which can be achieved by the bitvector width reduction technique de-
pends on the widths of the chunks of the computed bitwise decomposition and hence depends
on the width of bitwise data flow specified in the normalized system E′. We present a heuristic
which optimizes normalization of systems of bitvector equations in this respect by an additional
preprocessing of the bitvector equations of E. However, we also show that the general prob-
lem of deciding if a bitwise decomposition which is computed from E′ in fact is the optimum
decomposition of E is an NP-complete problem.
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7.1 Characterizing Satisfiability of Bitvector Equations
In Section 6.5, the system E of bitvector equations is assumed to be given in a way such that for
each bitvector equation e ∈ E there exists a bitwise bitvector function B e[m] and a set of chunks
Ce such that
〈x 1[n1], . . . ,x k[nk]〉 satisfies e ⇐⇒ B e[m] ◦ λCe(x 1[n1], . . . ,x k[nk]) = 0[m] (7.1)
In fact, the property stated in (7.1) is not a restriction at all and holds for arbitrary bitvector
equations e ∈ E(V ) because it it always possible to characterize satisfiability of any bitvector
equation in the Boolean domain.
Theorem 7.1 (Boolean Satisfiability of Bitvector Equations) Let k ∈ N+ and let
n1, . . . , nk ∈ N+. Let V = {x 1[n1], . . . ,x k[nk]} be a set of bitvector variables. Let e ∈ E(V ) be
a bitvector equation and let
C := { 〈l, j, i〉 ∈ Chunks〈n1,...,nk〉 | width(〈l, j, i〉) = 1 }
Then there exists a Boolean bitvector function B[1] of width 1 such that
〈x 1[n1], . . . ,x k[nk]〉 ∈ L(e) ⇐⇒ B[1] ◦ λC(x 1[n1], . . . ,x k[nk]) = 0
holds for all x 1[n1] ∈ B[n1], . . . ,x k[nk] ∈ B[nk].
Proof: Satisfiability of an arbitrary bitvector equation e ∈ E(V ) is a finite problem over the
m-space domain {0, 1}m for appropriate m ∈ N+. The set of satisfying solutions of e thus can
always be coded as a Boolean formula ϕ involving Boolean variables for all the individual bits of
x 1[n1], . . . ,x
k
[nk]
. Hence, satisfiability of e can be characterized by a Boolean bitvector function
of width 1. 
The decomposition technique presented in the previous chapter in combination with the strategy
outlined in Section 6.5 computes a step-wise refinement of the sets of chunks belonging to the
bitwise decomposition of E. However, if Theorem 7.1 is used as a basis to generate the input for
the slicing procedure described in Algorithm 4, then the granularities of the bitvector variables
which are induced by the resulting bitwise decomposition solely consist of one-bit chunks. All
bitwise BvSAT problems associated with the sets of chunks are of width 1, and the width
reduction technique of Chapter 4 then is of no avail. Therefore, the aim is to describe satisfiability
of bitvector equations in the way stated in (7.1), but with sets of chunks and bitwise bitvector
functions of largest possible width. In other words, when computing bitwise decompositions,
the strategy is to split chunks only if absolutely necessary.
We present a method which for each system E of bitvector equations heuristically computes
an equivalent system E′ of bitvector equations such that for each bitvector equation e′ ∈ E′
a bitwise bitvector function B e′[m] and a set of chunks Ce′ exist for which (7.1) holds. E′ is
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computed by syntactical analysis and by rewriting of the terms of E. Whenever bitwise data
dependencies are detected syntactically in E, then corresponding bitwise dependencies exist in
E′. For e′ = 〈t′1, t′2〉 ∈ E′ the set Ce′ is the set of all chunks occurring in t′1, t′2 with width(Ce′) =
width(t′1) = width(t′2). For the majority of systems of bitvector equations which up to now have
been encountered in practice m := width(Ce′) is maximal with respect to E and (7.1).
7.2 Boolean Bitvector Terms and Boolean Bitvector Equations
Let V be a set of bitvector variables. We define the subset TBool(V ) ⊆ T (V ) of so-called Boolean
bitvector terms. Boolean bitvector terms are bitvector terms which exclusively contain bitwise
Boolean operators and extraction operators. Extraction operators must only take bitvector
variables as arguments, but not nested terms. Vice versa, each bitvector variable occurring in a
term has to be the argument of a directly following extraction operator defining a specific chunk
of the bitvector. Constants are only allowed if they solely consist of either zeros or ones.
Definition 7.2 (Boolean Bitvector Terms) Let k ∈ N+ and let n1, . . . , nk ∈ N+. Let
V = {x 1[n1], . . . ,x k[nk]} be a set of k bitvector variables. Then the set TBool(V ) of Boolean
bitvector terms over variables of V is defined inductively in the following way:
- For each l ∈ {1, . . . , k} and all i, j ∈ N with 0 ≤ i ≤ j < nl, let x l[nl][j, i] ∈ TBool(V ).
- For each n ∈ N+, let 0[n] ∈ TBool(V ) and 1[n] ∈ TBool(V ).
- If t ∈ TBool(V ), then let neg(t) ∈ TBool(V ).
- For s, t ∈ TBool(V ) with width(s) = width(t) and  ∈ {and, or, xor, nand, nor, xnor}
let (s  t ) ∈ TBool(V ). 
We define an operator which yields the set of all representations of chunks occurring in a Boolean
bitvector term (cf. Definition 6.2).
Definition 7.3 (Chunks Occurring in Boolean Bitvector Terms) Let k ∈ N+ and
let n1, . . . , nk ∈ N+. Let V = {x 1[n1], . . . ,x k[nk]} be a set of k bitvector variables and let
t ∈ TBool(V ). The set Chunks(t) of chunks occurring in t is inductively defined as follows:
- If t ≡ x l[nl][j, i] for l ∈ {1, . . . , k} and i, j ∈ N with 0 ≤ i ≤ j < nl, then
let Chunks(t) := { 〈l, j, i〉 }.
- If t ≡ 0[n] or t ≡ 1[n] for n ∈ N+, then let Chunks(t) := ∅.
- If t ≡ neg(s) for s ∈ TBool(V ), then let Chunks(t) := Chunks(s).
- If t ≡ t1  t2 for t1, t2 ∈ TBool(V ) and  ∈ {and, or, xor, nand, nor, xnor}, then
let Chunks(t) := Chunks(t1) ∪ Chunks(t2). 
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According to Definitions 7.2 and 7.3, all chunks occurring in a Boolean bitvector term t are of
the same width.
Proposition 7.4 (Chunks Occurring in Boolean Bitvector Terms) Let V be a set of
bitvector variables and let t ∈ TBool(V ) be a Boolean bitvector term. Then Chunks(t) is a
homogeneous set of chunks.
Proof: Correctness of Proposition 7.4 follows from the definitions of well-formed bitvector terms
and Boolean bitvector terms. As TBool(V ) ⊆ T (V ), all Boolean bitvector terms are well-formed,
and bitwise Boolean operators can only take argument terms of the same width. 
Bitvector equations which consist of Boolean bitvector terms are called Boolean bitvector equa-
tions.
Definition 7.5 (Boolean Bitvector Equations) Let V be a finite set of bitvector vari-
ables. A bitvector equation e ∈ E(V ) is called a Boolean bitvector equation if e = 〈t1, t2〉
for Boolean bitvector terms t1 ∈ TBool(V ) and t2 ∈ TBool(V ). 
The set of all Boolean bitvector equations over V is denoted by
EBool(V ) := { 〈t1, t2〉 ∈ E(V ) | t1, t2 ∈ TBool(V ) }
and the set of chunks occurring in a Boolean bitvector equation e is defined as the union of the
sets of chunks occurring in the bitvector terms of e.
Definition 7.6 (Chunks Occurring in Boolean Bitvector Equations) Let V be a set
of bitvector variables and let e ∈ EBool(V ) be a Boolean bitvector equation with e = 〈t1, t2〉
for t1 ∈ TBool(V ) and t2 ∈ TBool(V ). Then we define:
Chunks(e) := Chunks(t1) ∪ Chunks(t2). 
Then Proposition 7.4 and Definition 7.6 yield:
Proposition 7.7 (Chunks Occurring in Boolean Bitvector Equations) Let V be a
set of bitvector variables and let e ∈ EBool(V ) be a Boolean bitvector equation. Then Chunks(e)
is a homogeneous set of chunks.
Boolean bitvector equations have the desired property initially stated at the beginning of this
chapter, summarized in (7.1).
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Theorem 7.8 (Boolean Bitvector Equations) Let k ∈ N+ and let n1, . . . , nk ∈ N+. Let
V = {x 1[n1], . . . ,x k[nk]} be a set of bitvector variables. Let e ∈ EBool(V ) be a Boolean bitvector
equation. Let C := Chunks(e) and m := width(C). Then there exists a bitwise bitvector
function B[m] of arity |C| such that
〈x 1[n1], . . . ,x k[nk]〉 ∈ L(e) ⇐⇒ B[m] ◦ λC(x 1[n1], . . . ,x k[nk]) = 0[m]
holds for all x 1[n1] ∈ B[n1], . . . ,x k[nk] ∈ B[nk].
Proof: Let k ∈ N+ and n1, . . . , nk ∈ N+. Let V = {x 1[n1], . . . ,x k[nk]} and e = 〈t1, t2〉 ∈ EBool(V ).
Let C := Chunks(e) and m := width(C). Let p := |C| and let α : {1, . . . , p} −→ C be a bijective
enumeration of all chunks of C with α(1)  α(2)  . . .  α(p). For each t ∈ TBool(V ) with
width(t) = m and Chunks(t) ⊆ C and for all y1[m], . . . ,yp[m] ∈ B[m] let
B t[m] : B[m] × . . .× B[m]︸ ︷︷ ︸
p
−→ B[m]
be inductively defined in the following way:
- If t ≡ x l[nl][j, i], then let q := α−1( 〈l, j, i〉 ) and define B t[m](y1[m], . . . ,y
p
[m]) := y
q
[m].
- If t ≡ 0[m], then define B t[m](y1[m], . . . ,yp[m]) := 0[m].
- If t ≡ 1[m], then define B t[m](y1[m], . . . ,yp[m]) := 1[m].
- If t ≡ neg(s) for s ∈ TBool(V ), then B t[m](y1[m], . . . ,yp[m]) := neg(B s[m](y1[m], . . . ,yp[m]) ).
- If t ≡ s1  s2 for s1, s2 ∈ TBool(V ) and  ∈ {and, or, xor, nand, nor, xnor}, then
B t[m](y1[m], . . . ,yp[m]) := B s1[m](y1[m], . . . ,yp[m])  B s2[m](y1[m], . . . ,yp[m]).
Then for all x 1[n1] ∈ B[n1], . . . ,x k[nk] ∈ B[nk] we have
[[ t ]](x 1[n1], . . . ,x
k
[nk]
) = B t[m] ◦ λC(x 1[n1], . . . ,x k[nk])
Now, define B[m] : B[m] × . . .× B[m] −→ B[m] by
B[m](y1[m], . . . ,yp[m]) := B t1[m](y1[m], . . . ,yp[m]) xor B t2[m](y1[m], . . . ,yp[m])
for all y1[m], . . . ,y
p
[m] ∈ B[m]. Then B[m] is bitwise, and for all x 1[n1] ∈ B[n1], . . . ,x k[nk] ∈ B[nk] we
have:
0[m] = B[m] ◦ λC(x 1[n1], . . . ,x k[nk])
⇐⇒ 0[m] = B t1[m](λC(x 1[n1], . . . ,x k[nk]) ) xor B
t2
[m](λC(x
1
[n1]
, . . . ,x k[nk]) )
⇐⇒ B t1[m](λC(x 1[n1], . . . ,x k[nk]) ) = B
t2
[m](λC(x
1
[n1]
, . . . ,x k[nk]) )
⇐⇒ [[ t1 ]](x 1[n1], . . . ,x k[nk]) = [[ t2 ]](x 1[n1], . . . ,x k[nk])
⇐⇒ 〈x 1[n1], . . . ,x k[nk]〉 ∈ L(e) 
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7.3 Normalized Systems of Bitvector Equations
A bitvector equation e is said to be normalized or in normalized form if e is a Boolean bitvector
equation, or an if-then-else expression of the form
x i1[n] = ite(x
i2
[m] = x
i3
[m], x
i4
[n], x
i5
[n])
with x i1[n],x
i2
[m],x
i3
[m],x
i4
[n],x
i5
[n] ∈ V , or an arithmetic expression of the form
x i1[n] = x
i2
[n]• x i3[n]
with x i1[n],x
i2
[n],x
i3
[n] ∈ V and • ∈ {,,}.
Definition 7.9 (Normalized Bitvector Equations) Let k ∈ N+ and n1, . . . , nk ∈ N+.
Let V = {x 1[n1], . . . ,x k[nk]} be a set of k bitvector variables. The set ENorm(V ) of normalized
bitvector equations over variables of V is defined as follows:
- For each e ∈ EBool(V ), let e ∈ ENorm(V ).
- For each i1, . . . , i5 ∈ {1, . . . , k} with ni1 = ni4 = ni5 and ni2 = ni3,
let 〈x i1[ni1 ], ite(x
i2
[ni2 ]
= x i3[ni3 ]
,x i4[ni4 ]
,x i5[ni5 ]
) 〉 ∈ ENorm(V ).
- For each i1, i2, i3 ∈ {1, . . . , k} with ni1 = ni2 = ni3 and each • ∈ {,,},
let 〈x i1[ni1 ], x
i2
[ni2 ]
• x i3[ni3 ] 〉 ∈ ENorm(V ). 
If E ⊆ ENorm(V ) is a system of normalized bitvector equations, then bitwise and non-bitwise data
dependencies between chunks of bitvector variables of V , which are imposed by equations of E,
are strictly separated. Bitwise data dependencies are described by Boolean bitvector equations,
and non-bitwise data dependencies are described by if-then-else and arithmetic equations.
The following procedure which is shown in Algorithm 5 computes a bitwise decomposition of
a system E ⊆ ENorm(V ) of normalized bitvector equations according to the strategy which is
outlined in Section 6.5.
Lines 2 – 6 initialize the decomposition data structure (induction base), and lines 7 – 23 suc-
cessively compute the slicing for each bitvector equation of E. Slicing is based on Theorems 7.1
and 7.8. Chunks occurring in Boolean bitvector equations are not split before invoking the Slice
procedure. Thus, the complete information on bitwise data flow, as contained in a Boolean
bitvector equation, is kept, and chunks are split only if required by Slice. For if-then-else ex-
pressions and arithmetic expressions the complete data flow conservatively is decomposed into
single bits (in Chapter 8 a technique is presented which prevents single-bit decomposition for
if-then-else expressions).
134
Algorithm 5 Bitwise Decomposition of Normalized Systems of Bitvector Equations
Input: V = {x 1[n1], . . . ,x k[nk]}, set of bitvector variables,
E ⊆ ENorm(V ), system of normalized bitvector equations
Output: D, bitwise decomposition of E
1 decompose(E, V ) {
2 for i = 1 to k do {
3 Ci := { 〈i, ni − 1, 0〉 }
4 let B i[ni] : B[ni] −→ B[ni] be defined by x [ni] 7→ 0[ni] for all x [ni] ∈ B[ni]
5 }
6 D := { 〈C1,B 1[n1]〉, . . . , 〈Ck,B k[nk]〉 }
7 for each e ∈ E do {
8 if e ∈ EBool(V ) then {
9 C := Chunks(e)
10 let B[m] be defined according to Theorem 7.8
11 D := Slice(D, 〈C,B[m]〉)
12 }
13 else if e ≡ x i1[ni1 ] = ite(x
i2
[ni2 ]
= x i3[ni3 ]
, x i4[ni4 ]
, x i5[ni5 ]
) then {
14 C := { 〈l, j, j〉 | l ∈ {i1, . . . , i5} ∧ 0 ≤ j < nl }
15 let B[1] be defined according to Theorem 7.1
16 D := Slice(D, 〈C,B[1]〉)
17 }
18 else if e ≡ x i1[ni1 ] = x
i2
[ni2 ]
• x i3[ni3 ] with • ∈ {,,} then {
19 C := { 〈l, j, j〉 | l ∈ {i1, i2, i3} ∧ 0 ≤ j < nl }
20 let B[1] be defined according to Theorem 7.1
21 D := Slice(D, 〈C,B[1]〉)
22 }
23 }
24 return D
25 }
In the following section it is shown that each system E of bitvector equations can be rewritten
into an equivalent normalized system of bitvector equations.
7.4 Normalization of Bitvector Terms and Bitvector Equations
For each system E of bitvector equations, there exists an equivalent system E′ of bitvector
equations which is in normalized form and which possibly contains additional auxiliary bitvector
variables.
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Theorem 7.10 (Normalized Systems of Bitvector Equations) Let k ∈ N+ and let
n1, . . . , nk ∈ N+. Let V = {x 1[n1], . . . ,x k[nk]} be a set of bitvector variables. Let E ⊆ E(V ) be
a system of bitvector equations. Then there exists a set V ′ = {x 1[n1], . . . ,x
k+p
[nk+p]
} of bitvec-
tor variables with V ⊆ V ′ and p ∈ N and nk+1, . . . , nk+p ∈ N+, and there exists a system
E′ ⊆ ENorm(V ′) of normalized bitvector equations such that
E satisfiable ⇐⇒ E′ satisfiable
and such that for all x 1[n1] ∈ B[n1], . . . ,x k[nk] ∈ B[nk] we have
〈x 1[n1], . . . ,x k[nk]〉 satisfies E =⇒
∃ x k+1[nk+1] ∈ B[nk+1], . . . ,x
k+p
[nk+p]
∈ B[nk+p] : 〈x 1[n1], . . . ,x
k+p
[nk+p]
〉 satisfies E′
and for all x 1[n1] ∈ B[n1], . . . ,x
k+p
[nk+p]
∈ B[nk+p] we have
〈x 1[n1], . . . ,x
k+p
[nk+p]
〉 satisfies E′ =⇒ 〈x 1[n1], . . . ,x k[nk]〉 satisfies E
i.e. each satisfying solution of E can be embedded in a satisfying solution of E′, and each
satisfying solution of E′ yields a satisfying solution of E when restricted to bitvector variables
of V . 
Such an equivalent normalized system E′ can explicitly be computed, for example by successively
normalizing all equations of E, as it is done in the main loop of Algorithm 6 given below.
Algorithm 6 Normalization of Systems of Bitvector Equations
1 normalize(E, V ) {
2 E′ := ∅
3 while E 6= ∅ do {
4 let e ∈ E
5 e′ := normalize equation(e, E, V )
6 E := E \ { e }
7 E′ := E′ ∪ { e′ }
8 }
9 return E′
10 }
Bitvector equations are normalized by normalizing both the left hand term and the right hand
term separately, as shown in Algorithm 7. If necessary, the initial set of bitvector variables V is
dynamically augmented by fresh variables, and the initial system E is augmented by additional
auxiliary bitvector equations which then are normalized themselves in subsequent iterations of
the main loop of Algorithm 6.
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Algorithm 7 Normalization of Bitvector Equations
1 normalize equation( 〈t1, t2〉, &E, &V ) {
2 t′1 := normalize term(t1, E, V )
3 t′2 := normalize term(t2, E, V )
4 return 〈t′1, t′2〉
5 }
The parameters E and V of Algorithm 7 are of type call-by-reference, indicated by the prefix
operator &, allowing E and V to be modified in the calling normalize procedure. The same
holds for the parameters of Algorithm 8 which normalizes a bitvector term by computing an
equivalent set of normalized bitvector terms.
Algorithm 8 Normalization of Bitvector Terms
1 normalize term(t, &E, &V ) {
2 t1 := normalize constants(t)
3 t2 := normalize non Bool expr(t1, E, V )
4 t3 := normalize extractions(t2, width(t2)− 1, 0)
5 return t3
6 }
Normalization of bitvector terms is done in three successive steps denoted by normalize constants,
normalize non Bool expr and normalize extractions. These steps are described in detail in the
following sections.
7.4.1 Normalization of Bitvector Constants
As a first step, all bitvector constants occurring in a bitvector term t are normalized by replacing
the constants by concatenations of successive zeros and ones, as illustrated in the following
example:
1111100010110000 7→ 1[5] ⊗ 0[3] ⊗ 1[1] ⊗ 0[1] ⊗ 1[2] ⊗ 0[4]
Bitvector constants are rewritten as concatenations of alternating 0[n]’s and 1[n]’s of largest
possible widths. Besides that, term structure, sub-terms and bitvector operators of t are not
changed in this step. The rewriting of constants is performed by recursively descending into
sub-terms of t as shown in Algorithm 9.
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Algorithm 9 Normalization of Bitvector Constants
1 normalize constants(t) {
2 switch(t) {
3 case t ≡ x i[ni] then {
4 return t
5 }
6 case t ≡ 0[n] then {
7 return t
8 }
9 case t ≡ 1[n] then {
10 return t
11 }
12 case t ≡ 0 . . . 0︸ ︷︷ ︸
j
1vi−1vi−2 . . . v1v0 with v0, . . . , vi−1 ∈ B then {
13 return 0[j] ⊗ normalize constants(vi−1 . . . v1v0)
14 }
15 case t ≡ 1 . . . 1︸ ︷︷ ︸
j
0vi−1vi−2 . . . v1v0 with v0, . . . , vi−1 ∈ B then {
16 return 1[j] ⊗ normalize constants(vi−1 . . . v1v0)
17 }
18 case t ≡ s[j, i] then {
19 return ( normalize constants(s) )[j, i]
20 }
21 case t ≡ t1 ⊗ t2 then {
22 return normalize constants(t1)⊗ normalize constants(t2)
23 }
24 case t ≡ neg(s) then {
25 return neg( normalize constants(s) )
26 }
27 case t ≡ t1  t2 and  ∈ {and, or, xor, nand, nor, xnor} then {
28 return normalize constants(t1)  normalize constants(t2)
29 }
30 case t ≡ ite(s1 = s2, t1, t2) then {
31 v1 := normalize constants(s1); v2 := normalize constants(s2)
32 w1 := normalize constants(t1); w2 := normalize constants(t2)
33 return ite(v1 = v2, w1, w2)
34 }
35 case t ≡ t1• t2 and • ∈ {,,} then {
36 return normalize constants(t1) • normalize constants(t2)
37 }
38 }
39 }
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Then for all bitvector terms t ∈ T (V ) the following holds:
[[ t ]] = [[ normalize constants(t) ]]
i.e. normalization of bitvector constants does not alter the interpreting bitvector function of t.
7.4.2 Normalization of non Boolean Expressions
In a second step, all non Boolean subexpressions of a bitvector term t are replaced by fresh aux-
iliary bitvector variables of appropriate width. The system of bitvector equations is augmented
by additional equations which relate auxiliary variables to normalizations of the corresponding
subexpressions. Non Boolean expressions consist of concatenations, if-then-else expressions, and
arithmetic operators, other expressions are not changed. Rewriting is done recursively according
to the algorithm shown below:
Algorithm 10 Normalization of non Boolean Expressions
1 normalize non Bool expr(t, &E, &V ) {
2 switch(t) {
3 case t ≡ x [n] then {
4 return t
5 }
6 case t ≡ vn−1 . . . v1v0 then {
7 return t
8 }
9 case t ≡ s[j, i] then {
10 return ( normalize non Bool expr(s,E, V ) )[j, i]
11 }
12 case t ≡ t1 ⊗ t2 then {
13 return normalize concatenations(t, E, V )
14 }
15 case t ≡ neg(s) then {
16 return neg( normalize non Bool expr(s,E, V ) )
17 }
18 case t ≡ t1  t2 and  ∈ {and, or, xor, nand, nor, xnor} then {
19 return normalize non Bool expr(t1, E, V )  normalize non Bool expr(t2, E, V )
20 }
21 case t ≡ ite(s1 = s2, t1, t2) then {
22 return normalize IfThenElse(t, E, V )
23 }
24 case t ≡ t1• t2 and • ∈ {,,} then {
25 return normalize arithmetics(t, E, V )
26 }
27 }
28 }
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Normalization of Concatenations
Equations containing concatenations are rewritten without changing the set of satisfying solu-
tions by using extraction operators instead of concatenation operators. Let t ∈ T (V ) and let
s1, s2 ∈ T (V ). Let n1 := width(s1) and n2 := width(s2) and assume width(t) = n1 + n2. Then
the following holds:
〈x 1[n1], . . . ,x k[nk]〉 satisfies t = s1 ⊗ s2 ⇐⇒
〈x 1[n1], . . . ,x k[nk]〉 satisfies t [n1 + n2 − 1, n2] = s1 ∧
〈x 1[n1], . . . ,x k[nk]〉 satisfies t [n2 − 1, 0] = s2
Thus, concatenations can be eliminated by replacing each sub-term which has a concatenation
as top-level operator by a fresh auxiliary bitvector variable. This auxiliary variable is added to
the set of bitvector variables V , and the set of bitvector equations E which is to be normalized
is augmented by two new equations assigning the upper and lower chunk of the new variable to
the respective left hand side and right hand side term of the concatenation operator.
. . . = . . . s1 ⊗ s2 . . . 7→

. . . = . . . A . . .
A[high] = s1
A[low] = s2
Normalization of concatenations is performed by the following algorithm:
Algorithm 11 Normalization of Concatenations
1 normalize concatenations( s1 ⊗ s2, &E, &V ) {
2 k := |V |; m1 := width(s1); m2 := width(s2); m := m1 +m2; V := V ∪ {x k+1[m] }
3 E := E ∪ { x k+1[m] [m− 1,m2] = s1, x k+1[m] [m2 − 1, 0] = s2 }
4 return x k+1[m]
5 }
Note that adding the two new equations to E (which is of type call-by-reference) guarantees
that both equations are later on normalized by Algorithm 6.
Normalization of If-Then-Else Expressions
Bitvector equations which are not already in normalized form, but contain if-then-else expres-
sions, are rewritten into a set of equations according to the following scheme:
. . . = . . . ite(s1 = s2, t1, t2) . . . 7→

. . . = . . . A . . .
A = ite(B = C,D,E)
B = s1
C = s2
D = t1
E = t2
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The algorithm shown below replaces expressions ite(s1 = s2, t1, t2) for which at least one of the
subs-terms s1, s2, t1, t2 is no atomic bitvector variable by a fresh auxiliary bitvector variable.
Also, for each non atomic term of s1, s2, t1, t2, a fresh variable is generated. New bitvector
equations assigning the fresh variables to their respective subterms and to the normalized ite
expression are added to E.
Algorithm 12 Normalization of If-Then-Else Expressions
1 normalize IfThenElse( ite(s1 = s2, t1, t2), &E, &V ) {
2 if s1 ∈ V then {
3 v1 := s1
4 } else {
5 k := |V |; m := width(s1); V := V ∪ {x k+1[m] }; E := E ∪ {x k+1[m] = s1 }; v1 := x k+1[m]
6 }
7 if s2 ∈ V then {
8 v2 := s2
9 } else {
10 k := |V |; m := width(s2); V := V ∪ {x k+1[m] }; E := E ∪ {x k+1[m] = s2 }; v2 := x k+1[m]
11 }
12 if t1 ∈ V then {
13 w1 := t1
14 } else {
15 k := |V |; m := width(t1); V := V ∪ {x k+1[m] }; E := E ∪ {x k+1[m] = t1 }; w1 := x k+1[m]
16 }
17 if t2 ∈ V then {
18 w2 := t2
19 } else {
20 k := |V |; m := width(t2); V := V ∪ {x k+1[m] }; E := E ∪ {x k+1[m] = t2 }; w2 := x k+1[m]
21 }
22 if {s1, s2, t1, t2} ⊆ V then {
23 return t
24 } else {
25 k := |V |; m := width(t1); V := V ∪ {x k+1[m] }; E := E ∪ {x k+1[m] = ite(v1 = v2, w1, w2) }
26 return x k+1[m]
27 }
28 }
Normalization of Arithmetic Expressions
In a similar way, arithmetic expressions which contain at least one non atomic subexpression
are normalized by adding auxiliary variables and new equations as illustrated by the following
scheme.
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. . . = . . . s1 • s2 . . . 7→

. . . = . . . A . . .
A = B • C
B = s1
C = s2
Algorithm 13 processes arithmetic expressions in the same fashion as Algorithm 12 operates for
if-then-else expressions.
Algorithm 13 Normalization of Arithmetic Expressions
1 normalize arithmetics( t1• t2, &E, &V ) {
2 if t1 ∈ V then {
3 v1 := t1
4 } else {
5 k := |V |; m := width(t1); V := V ∪ {x k+1[m] }; E := E ∪ {x k+1[m] = t1 }; v1 := x k+1[m]
6 }
7 if t2 ∈ V then {
8 v2 := t2
9 } else {
10 k := |V |; m := width(t2); V := V ∪ {x k+1[m] }; E := E ∪ {x k+1[m] = t2 }; v2 := x k+1[m]
11 }
12 if {t1, t2} ⊆ V then {
13 return t
14 } else {
15 k := |V |; m := width(t1); V := V ∪ {x k+1[m] }; E := E ∪ {x k+1[m] = v1• v2 }
16 return x k+1[m]
17 }
18 }
7.4.3 Normalization of Extractions
Extraction expressions are normalized by recursively traversing a bitvector term from top-level
operator to leaf-terms. Extraction expressions are rewritten on-the-fly according to the following
rules until extractions only occur directly in front of bitvector variables.
(vn−1 . . . v1v0)[j, i] 7→ vj . . . vi+1vi
( t[n][l, k] )[j, i] 7→ t[n][k + j, k + i]
( s[n]  t[n] )[j, i] 7→ s[n][j, i]  t[n][j, i]
( neg(t[n]) )[j, i] 7→ neg( t[n][j, i] )
The following procedure normalize extractions(t, b, a) analyzes the extraction term t[b, a] and
recursively migrates all extraction expressions towards sub-terms.
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Algorithm 14 Normalization of Extractions
1 normalize extractions(t, b, a) {
2 switch(t) {
3 case t ≡ x [n] then {
4 return x [n][b, a]
5 }
6 case t ≡ vn−1 . . . v1v0 then {
7 return vb . . . va
8 }
9 case t ≡ s[j, i] then {
10 return normalize extractions(t, i+ b, i+ a)
11 }
12 case t ≡ t1 ⊗ t2 then {
13 m1 := width(t1); m2 := width(t2)
14 if b < m2 then {
15 return normalize extractions(t2, b, a)
16 } else if a ≥ m2 then {
17 return normalize extractions(t1, b−m2, a−m2)
18 } else {
19 return normalize extractions(t1, b−m2, 0) ⊗ normalize extractions(t2, m2 − 1, a)
20 }
21 }
22 case t ≡ neg(s) then {
23 return neg( normalize extractions(s, b, a) )
24 }
25 case t ≡ t1  t2 and  ∈ {and, or, xor, nand, nor, xnor} then {
26 return normalize extractions(t1, b, a)  normalize extractions(t2, b, a)
27 }
28 case t ≡ ite(s1 = s2, t1, t2) then {
29 return t;
30 }
31 case t ≡ t1• t2 and • ∈ {,,} then {
32 return t;
33 }
34 }
35 }
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Note that extractions operating on non Boolean expressions, such as ite(s1 = s2, t1, t2)[b, a]
and (t1• t2)[b, a], are not further treated in lines 28 – 33 of Algorithm 14 because such nested
expressions are resolved in Algorithm 10. As a conclusion, the following holds
[[ t ]] = [[ normalize extractions(t,width(t)− 1, 0) ]]
for all bitvector terms t ∈ T (V ).
7.5 Preprocessing
The results of the decomposition procedures which have been presented in the prior sections in
many cases can greatly be improved by an additional preprocessing of the bitvector equations.
Preprocessing of bitvector equations essentially consists of rewriting bitvector terms containing
operators which enforce unnecessary slicing. In the following, an overview on some of the most
important examples of such cases is given.
7.5.1 Elimination of Concatenations
During the normalization of bitvector equations, Algorithm 11 eliminates concatenations by
generating an auxiliary variable x k+1[m] which then is split into two chunks for which two new
bitvector equations are generated. This splitting of x k+1[m] induces a splitting of the sets of related
chunks of a bitwise decomposition, as seen in Sections 6.5, 6.6 and 6.7. For some concatenation
expressions this splitting is unnecessary and can be avoided by rewriting concatenation terms
before normalization, as done in the following examples:
Combining Continuous Extractions
t[j, a+ 1] ⊗ t[a, i] 7→ t[j, i]
Combining Zeros and Ones in Constants
wj . . . w0 0 . . . 0︸ ︷︷ ︸
n
⊗ 0 . . . 0︸ ︷︷ ︸
m
vi . . . v0 7→ wj . . . w0 0 . . . 0︸ ︷︷ ︸
n+m
vi . . . v0
wj . . . w0 1 . . . 1︸ ︷︷ ︸
n
⊗ 1 . . . 1︸ ︷︷ ︸
m
vi . . . v0 7→ wj . . . w0 1 . . . 1︸ ︷︷ ︸
n+m
vi . . . v0
Optimizing Extractions applied to Concatenations
( s⊗ t )[j, i] 7→

t[j, i] if j < width(t)
s[j − width(t), i− width(t)] if i ≥ width(t)
s[j − width(t), 0] ⊗ t[width(t)− 1, i] else
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7.5.2 Elimination of If-Then-Else Expressions
Algorithm 5 computes a bitwise decomposition by describing the data dependencies caused by
if-then-else expressions by a bitvector function of one-bit width according to Theorem 7.1 (see
Chapter 8 for an improved treatment of if-then-else expressions). The unfortunate result is
a splitting of all dependent chunks into single bits. The following rewriting rules completely
eliminate if-then-else expressions in certain situations.
If-Then-Else Expressions with Trivial Conditionals
ite(s = s, t1, t2) 7→ t1
ite(s = neg(s), t1, t2) 7→ t2
If-Then-Else Expressions with Trivial Conclusions
ite(s1 = s2, t, t) 7→ t
If-Then-Else Expressions Containing Bitvector Constants in Conditionals
ite(vn−1 . . . v0 = wn−1 . . . w0, t1, t2) 7→
 t1 if vn−1 . . . v0 = wn−1 . . . w0t2 else
Nested If-Then-Else Expressions Containing Bitvector Constants
ite( ite(s1 = s2, vn−1 . . . v0, wn−1 . . . w0) = vn−1 . . . v0, t1, t2 )
with vn−1 . . . v0 6= wn−1 . . . w0
 7→ ite(s1 = s2, t1, t2)
ite( ite(s1 = s2, vn−1 . . . v0, wn−1 . . . w0) = wn−1 . . . w0, t1, t2 )
with vn−1 . . . v0 6= wn−1 . . . w0
 7→ ite(s1 = s2, t2, t1)
Resolving of If-Then-Else Equations
t = ite(s1 = s2, t, neg(t)) 7→ s1 = s2
t = ite(s1 = s2, u, neg(t)) 7→
{
t = u
s1 = s2
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7.5.3 Elimination of Arithmetic Expressions
In Algorithm 5, data dependencies of arithmetic expressions are also characterized by bitvec-
tor functions of one-bit width. In the following cases arithmetic expressions can be rewritten
(eliminated) in a way such that splitting into one-bit chunks can be avoided.
Trivial Arithmetics
x [n]  0[n] 7→ x [n]
x [n]  0[n] 7→ x [n]
x [n]  0[n] 7→ 0[n]
x [n]  1[n] 7→ x [n]
Expressing Certain Additions and Multiplications by Left-Shifts
x [n]  x [n] 7→ x [n−2,0] ⊗ 0[1]
x [n]  0 . . . 0︸ ︷︷ ︸
n−m−1
1 0 . . . 0︸ ︷︷ ︸
m
7→ x [n][n−m− 1, 0]⊗ 0[m]
7.5.4 Evaluation of Constant Expressions
A further means to simplify bitvector terms and bitvector equations is evaluation of constant
expressions for bitwise Boolean operators  and arithmetic operators • , as exemplified below.
neg(vn−1 . . . v0) 7→ [[ neg(x [n]) ]](vn−1 . . . v0)
vn−1 . . . v0  wn−1 . . . w0 7→ [[x [n]  y [n] ]](vn−1 . . . v0, wn−1 . . . w0)
vn−1 . . . v0 • wn−1 . . . w0 7→ [[x [n] • y [n] ]](vn−1 . . . v0, wn−1 . . . w0)
7.6 A Note on Computational Complexity
The width reduction technique presented in this thesis yields the best amount of reduction
for bitwise bitvector functions of longest possible width. The longer the widths of the chunks
of a bitwise decomposition of a system of bitvector equations are, the better is the amount
of reduction that is achieved. Therefore, it is desirable to compute the coarsest possible bit-
wise decomposition, i.e. a bitwise decomposition which induces the coarsest granularities of
the bitvector variables. The coarseness of the granularities depends on the amount of slicing
performed during the computation of the bitwise decomposition. The amount of slicing in turn
depends on the widths of the Boolean bitvector terms occurring in the normalized system of
bitvector equations. In the prior sections we have proposed several normalization heuristics
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which produce good results (in terms of coarse granularities) for a large number of test cases.
In this section, a closer look at the computational complexity of determining the optimum bit-
wise decomposition is taken. We show that the general problem of deciding if satisfiability of
an arbitrary system of bitvector equations can be described by a bitwise decomposition which
contains at least one set of chunks of a given width m ∈ N+ is an NP-complete problem. We
therefore define the coarseness of a bitwise decomposition as follows:
Definition 7.11 (Coarseness of Bitwise Decompositions) Let D be a bitwise decom-
position with D = { 〈C1,B 1[m1]〉, . . . , 〈Cq,B
q
[mq ]
〉 } for q ∈ N+ and m1, . . . ,mq ∈ N+. The
coarseness of D is defined as
γ(D) := min {mi | 1 ≤ i ≤ q }
i.e. γ(D) yields the minimum width of all chunks of D. 
Furthermore, we define the following formal decision problem:
Definition 7.12 (Coarsest Bitwise Decomposition) Let CBD denote the decision
problem whether or not on input m ∈ N+ and E ⊆ E(V ) there exists a bitwise decompo-
sition DE of E with γ(DE) = m. 
Then we can conclude:
Theorem 7.13 (NP-Completeness) CBD is an NP-complete problem.
Proof: Theorem 7.13 is shown by reducing equivalence of arbitrary Boolean formulae to CBD.
Therefore, let k ∈ N+ and let
f : B× . . .× B︸ ︷︷ ︸
k
−→ B and g : B× . . .× B︸ ︷︷ ︸
k
−→ B
be two arbitrary Boolean functions of arity k. Let V := {x 1[2], . . . ,x k[2]} be a set of bitvector
variables of width 2. Then there exist Boolean bitvector terms t1, t2 ∈ TBool(V ) with
- width(t1) = 1 and Chunks(t1) = { 〈l, 0, 0〉 | 1 ≤ l ≤ k }
- width(t2) = 1 and Chunks(t2) = { 〈l, 1, 1〉 | 1 ≤ l ≤ k }
- [[ t1 ]](x 1[2], . . . ,x
k
[2]) = f ◦ λChunks(t1)(x 1[2], . . . ,x k[2])
- [[ t2 ]](x 1[2], . . . ,x
k
[2]) = g ◦ λChunks(t2)(x 1[2], . . . ,x k[2])
for all x 1[2], . . . ,x
k
[2] ∈ B[2].
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Let e ∈ EBool(V ) be the following bitvector equation
t2 ⊗ t1 = 0[2]
and let E := { e }. We show that there exists a bitwise decomposition D of E with γ(D) = 2 if
and only if f = g.
⇐= Let f = g. Define H[2] : B[2] × . . . × B[2] −→ B[2] as the k-ary bitwise bitvector function
with H[2] ' f . Then for all x 1[2], . . . ,x k[2] ∈ B[2] the following holds:
H[2](x 1[2], . . . ,x k[2]) = 0[2]
⇐⇒ H[2](x 1[2], . . . ,x k[2])[1] = 0 ∧ H[2](x 1[2], . . . ,x k[2])[0] = 0
⇐⇒ f(x 1[2][1], . . . ,x k[2][1]) = 0 ∧ f(x 1[2][0], . . . ,x k[2][0]) = 0
⇐⇒ g(x 1[2][1], . . . ,x k[2][1]) = 0 ∧ f(x 1[2][0], . . . ,x k[2][0]) = 0
⇐⇒ g ◦ λChunks(t2)(x 1[2], . . . ,x k[2]) = 0 ∧ f ◦ λChunks(t1)(x 1[2], . . . ,x k[2]) = 0
⇐⇒ [[ t2 ]](x 1[2], . . . ,x k[2]) = 0 ∧ [[ t1 ]](x 1[2], . . . ,x k[2]) = 0
⇐⇒ [[ t2 ]](x 1[2], . . . ,x k[2]) ⊗ [[ t1 ]](x 1[2], . . . ,x k[2]) = 0[2]
⇐⇒ [[ t2 ⊗ t1 ]](x 1[2], . . . ,x k[2]) = 0[2]
⇐⇒ 〈x 1[2], . . . ,x k[2]〉 satisfies e
Let C := {〈l, 1, 0〉 | 1 ≤ l ≤ k}. Then D := { 〈C,H[2]〉 } is a bitwise decomposition of e.
=⇒ Let D = { 〈C1,B 1[m1]〉, . . . , 〈Cq,B
q
[mq ]
〉 } be a bitwise decomposition of E with γ(D) = 2.
Then mi = 2 for all i ∈ {1, . . . , q}. Let H[2] : B[2] × . . .× B[2]︸ ︷︷ ︸
k
−→ B[2] be defined by
H[2](x 1[2], . . . ,x k[2]) := B 1[m1] ◦ λC1(x 1[2], . . . ,x k[2]) or . . . or B
q
[mq ]
◦ λCq(x 1[2], . . . ,x k[2])
for all x 1[2], . . . ,x
k
[2] ∈ B[2]. Then H[2] is a bitwise bitvector function, because C1, . . . , Cq are in-
dependent sets of chunks. Let C := C1 ∪ . . . ∪ Cq. Then { 〈C,H[2]〉 } is a bitwise decomposition
of E, and for all x 1[2], . . . ,x
k
[2] ∈ B[2] we have:
〈x 1[2], . . . ,x k[2]〉 satisfies E ⇐⇒ H[2](x 1[2], . . . ,x k[2]) = 0[2]
Thus the following holds:
g(x 1[2][1], . . . ,x
k
[2][1]) ⊗ f(x 1[2][0], . . . ,x k[2][0]) = 0[2] ⇐⇒
H[1](x 1[2][1], . . . ,x k[2][1]) ⊗ H[1](x 1[2][0], . . . ,x k[2][0]) = 0[2]
(7.2)
From (7.2) we then conclude
g(x 1[2][1], . . . ,x
k
[2][1]) = 0 ⇐⇒ H[1](x 1[2][1], . . . ,x k[2][1]) = 0 (7.3)
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and
f(x 1[2][0], . . . ,x
k
[2][0]) = 0 ⇐⇒ H[1](x 1[2][0], . . . ,x k[2][0]) = 0 (7.4)
Since f , g and H[1] are Boolean functions of width 1, (7.3) and (7.4) imply:
g(x 1[2][1], . . . ,x
k
[2][1]) = H[1](x 1[2][1], . . . ,x k[2][1]) (7.5)
and
f(x 1[2][0], . . . ,x
k
[2][0]) = H[1](x 1[2][0], . . . ,x k[2][0]) (7.6)
As (7.5) and (7.6) hold for all x 1[2], . . . ,x
k
[2] ∈ B[2], we thus have f = H[1] and g = H[1], and
consequently f = g. 
The reasoning which is used in the proof of Theorem 7.13 given above is based upon the following
equivalence:
B[n](x 1[n], . . . ,x k[n]) ⊗ B[m](y1[m], . . . ,yk[m]) = B[n+m](x 1[n] ⊗ y1[m], . . . ,x k[n] ⊗ yk[m]) (7.7)
which holds for all Boolean bitvector functions B[1] and all n,m ∈ N+ and x 1[n], . . . ,x k[n] ∈ B[n]
and y1[m], . . . ,y
k
[m] ∈ B[m] (note: B[1] ' B[n] ' B[m] ' B[n+m]). Consider, for example, the
following bitvector equation:
x 1[2] and x
2
[2] = 0[2] (7.8)
For (7.8) the decomposition technique which has been presented yields the bitwise decomposition
D := { 〈C,B[2]〉 } with C = {〈1, 1, 0〉, 〈2, 1, 0〉} and B[2](a [2], b [2]) := a [2] and b [2], which is the
coarsest bitwise decomposition of (7.8). Now consider the bitvector equation:
(x 1[2][1] and x
2
[2][1]) ⊗ neg( neg(x 1[2][0]) or neg(x 2[2][0]) ) = 0[2] (7.9)
D is also a bitwise decomposition of (7.9) because according to de Morgan’s law and according
to (7.7) for all a [2], b [2] ∈ B[2] we have
a [2] and b [2] = (a [2][1] and b [2][1]) ⊗ neg( neg(a [2][0]) or neg(b [2][0]) )
However, for the equation shown in (7.9) the presented procedures yield a bitwise decomposi-
tion D := { 〈C1,H[1]〉, 〈C2,H[1]〉 } with C1 = {〈1, 0, 0〉, 〈2, 0, 0〉}, C2 = {〈1, 1, 1〉, 〈2, 1, 1〉}, and
H[1](a [1], b [1]) := a [1] and b [1]. The problem lies in determining if two different bitvector terms
over neighboring chunks describe corresponding bitwise bitvector functions. As we have seen,
this is equivalent to deciding if two Boolean formulae specify the same Boolean function which
is an NP-complete problem.
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Chapter 8
Handling Dynamic Data
Dependencies
The decomposition technique as presented in Chapter 6 produces good results for systems
of normalized bitvector equations which contain a high degree of pure uniform data depen-
dencies. This is, for example, the case when a system contains a large number of Boolean
bitvector equations of broad widths. We have furthermore seen two crucial points of the decom-
position technique which cause the resulting granularities of the bitvector variables to consist of
single-bit chunks. These crucial points are if-then-else operators and arithmetic operators occur-
ring in the normalized bitvector terms, which screw up uniform data dependencies and bitwise
data flow.
In property checking of digital circuits, systems of bitvector equations are used to model hard-
ware designs and to describe formal properties. The proposed reduction technique establishes
an automated scaling of data path widths and works well if only bitwise operations are per-
formed on a data path. However, if a data path contains extensive arithmetics, or if a data
path contains dynamic data dependencies (which are modeled by if-then-else expressions in the
bitvector equations), then usually no good amount of reduction can be achieved.
While a broad variety of circuit designs exists which perform only few (or even none) arithmetic
operations on the data path, almost every data path contains dynamic data dependencies. Data
packages are routed from point to point according to specific conditions depending on the current
state of the control path of a design while execution. In many practical applications the property
which is to be checked is independent of the specific bit width of the data packages, but in this
case the way in which dynamic data dependencies (i.e. if-then-else expressions) are handled
in Algorithm 5 prevents a possible scaling of the data path. The techniques which have been
presented up to now demonstrate the basic approach to automated data path scaling, but for
real world circuit designs would not lead to the good results which, for example, are presented
in Chapter 10.
In this chapter, an extension of the decomposition computation technique is presented which
makes the proposed reduction technique successfully applicable in practice. We show how the
reduction and decomposition techniques can be elegantly enhanced in a way such that dynamic
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data dependencies can also be characterized by bitwise bitvector functions and such that no
splitting of bitvector chunks at all is required for if-then-else expressions during the decompo-
sition computation. The extension consists of a conceptual separating of data dependencies
occurring on the data path from data dependencies occurring on the control path.
8.1 Motivation – Separating Control Flow and Data Flow
Let m,n ∈ N+ and let a [m], b [m],x [n],y [n], z [n] be bitvector variables. Consider the following
bitvector equation:
x [n] = ite(a [m] = b [m], y [n], z [n] ) (8.1)
Then a [m], b [m] are bitvector variables occurring on the control path of (8.1), and x [n],y [n], z [n]
belong to the data path. The structural bit-level data dependencies imposed on the individual
bits are illustrated in the following figures.
y [n]
z [n]
a [m]
b [m]
x [n]
y [n]
z [n]
a [m]
b [m]
x [n]
y [n]
z [n]
a [m]
b [m]
x [n]
y [n]
z [n]
a [m]
b [m]
x [n]
y [n]
z [n]
a [m]
b [m]
x [n]
· · ·
Figure 8.1: Bit-Level Data Dependencies of If-Then-Else Expressions (1)
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For each i ∈ {0, . . . , n − 1}, the data dependencies of x [n][i] can informally be described as
follows: if a [m][0] = b [m][0] and a [m][1] = b [m][1] and . . . and a [m][m − 1] = b [m][m − 1] then
x [n][i] = y [n][i], otherwise x [n][i] = z [n][i]. As can be observed, such bit-level data dependencies
are not bitwise.
In Chapters 6 and 7, satisfiability of if-then-else expressions was characterized by bitvector
functions of width 1 according to Theorem 7.1. In the case of Equation (8.1), there exists a
bitvector function
F[1] : B[1] × . . .× B[1]︸ ︷︷ ︸
2·m+3·n
−→ B[1]
of width 1 such that
F[1](a [m] [0], . . . , a [m] [m− 1 ],
b [m] [0], . . . , b [m] [m− 1 ],
x [n] [0], . . . , x [n] [ n− 1 ],
y [n] [0], . . . , y [n] [ n− 1 ],
z [n] [0], . . . , z [n] [ n− 1 ] ) = 0[1]
⇐⇒ x [n] = ite(a [m] = b [m],y [n], z [n])
holds for all a [m], b [m] ∈ B[m] and x [n],y [n], z [n] ∈ B[n]. The bit-level data dependencies of F[1]
imposed by (8.1) are shown below.
0
y [n]
z [n]
a [m]
b [m]
x [n]
Figure 8.2: Bit-Level Data Dependencies of If-Then-Else Expressions (2)
This straightforward approach causes a complete slicing of a [m], b [m],x [n],y [n], z [n] into single-
bit chunks according to lines 13–17 of Algorithm 5. A further effect of the slicing is that all
these single-bit chunks are comprised within the same set of chunks of the resulting bitwise
decomposition of the system of bitvector equations. The modified decomposition technique
which is introduced in this chapter proposes a different treatment of dynamic data dependencies
which completely prevents slicing by separating control flow and data flow dependencies.
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Each if-then-else expression x [n] = ite(a [m] = b [m],y [n], z [n]) can be rewritten in the following
way by introducing an auxiliary bitvector variable d [n]:
x [n] = (y [n] and neg(d [n]) ) or ( z [n] and d [n] )
d [n] = δ[n](a [m], b [m])
(8.2)
where (cf. Definition 3.19)
δ[n](a [m], b [m]) =
{
0[n] if a [m] = b [m]
1[n] if a [m] 6= b [m]
Then we have
(8.1) is satisfiable ⇐⇒ (8.2) is satisfiable
and the following holds:
x [n] = ite(a [m] = b [m],y [n], z [n]) ⇐⇒
∃ d [n] ∈ B[n] : 〈a [m], b [m],d [n],x [n],y [n], z [n]〉 satisfies (8.2)
The data dependencies which are now imposed by the first equation of (8.2) are shown in
Figure 8.3 below.
x [n]
y [n]
z [n]
d [n]
Figure 8.3: Modified Bit-Level Data Dependencies
We observe that this is a completely uniform data flow which describes the data path of (8.1).
The control path is described by the second equation of (8.2), and the link between control
path and data path is given by d [n]. Since in a satisfying solution of (8.2) d [n] can only take
two different values, namely 0[n] and 1[n], Figure 8.3 reveals that in both cases the remaining
data dependencies between x [n],y [n], z [n] are still bitwise. The reason is that if-then-else expres-
sions basically just resemble a two-cases split, each of which can be characterized by bitvector
equalities and disequalities:
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x [n] = ite(a [m] = b [m],y [n], z [n]) ⇐⇒
(a [m] = b [m] ∧ x [n] = y [n])︸ ︷︷ ︸
first case
∨ (a [m] 6= b [m] ∧ x [n] = z [n])︸ ︷︷ ︸
second case
The means which are necessary to characterize equalities and disequalities within a bitwise
framework have already been provided in the previous chapters. We define the following bitvector
functions:
C =[m](a [m], b [m]) := a [m] xor b [m]
D=[n](x [n],y [n], z [n]) := x [n] xor y [n]
C 6=[m](a [m], b [m]) := 0[m]
D 6=[n](x [n],y [n], z [n]) := x [n] xor z [n]
Let I := { {1, 2} }. Then C =[m], C 6=[m],D=[n],D 6=[n] are bitwise bitvector functions for which the fol-
lowing characterization holds:
x [n] = ite(a [m] = b [m],y [n], z [n]) ⇐⇒
( 〈a [m], b [m]〉 satisfies BvSAT(C =[m]) ∧ 〈x [n],y [n], z [n]〉 satisfies BvSAT(D=[n])︸ ︷︷ ︸
first case
)
∨ ( 〈a [m], b [m]〉 satisfies BvSAT(C 6=[m], I) ∧ 〈x [n],y [n], z [n]〉 satisfies BvSAT(D 6=[n])︸ ︷︷ ︸
second case
)
To draw a conclusion, we have separated the word-level dependencies occurring on the control
path (C =[m] and C 6=[m]) from those occurring on the data path (D=[m] and D 6=[m]). We have additionally
distinguished between the two cases in which the conditional part of the if-then-else expression
evaluates to true and to false, depending on the result of the comparison of a [m] and b [m].
Equality of a [m] and b [m] and implied equality of x [n] and y [n] (x [n] and z [n], respectively) is
coded in a bitwise fashion within the bitvector functions. Disequality of a [m] and b [m] is coded
by an additional disequality constraint I of the respective BvSAT problem.
According to Theorem 4.8, satisfiability of pure bitwise BvSAT problems can always be reduced
to satisfiability of BvSAT problems of width 1. Hence, for if-then-else expressions, any amount
of reduction can be chosen for a [m], b [m],x [n],y [n], z [n], as long as x [n],y [n], z [n] are reduced to
the same width n′, and as long as a [m], b [m] are reduced to the same width m′, and as long as
any disequality constraint for a [m], b [m] which is imposed by an if-then-else expression is still
satisfiable for a [m′], b [m′].
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8.2 Extending the Decomposition Technique
In this section, the decomposition computation which is presented in Chapter 6 is modified.
Lines 13 – 17 of Algorithm 5 are altered in the following fashion:
Algorithm 15 Extended Bitwise Decomposition Computation
12 . . .
13 else if e ≡ x l1[n] = ite(x l2[m] = x l3[m], x l4[n], x l5[n]) then {
14 /* control path */
15 C1 := { 〈l2,m− 1, 0〉, 〈l3,m− 1, 0〉 }
16 D := Slice(D, 〈C1,F20[m]〉)
17 /* data path */
18 C2 := { 〈l1, n− 1, 0〉, 〈l4, n− 1, 0〉, 〈l5, n− 1, 0〉 }
19 D := Slice(D, 〈C2,F30[n]〉)
20 }
21 . . .
Algorithm 15 causes the sets of chunks of D which comprise the bits x l2[m][i] and x
l3
[m][i] of an
if-then-else expression x l1[n] = ite(x
l2
[m] = x
l3
[m], x
l4
[n], x
l5
[n]) to be united for all i ∈ {0, . . . ,m− 1}.
The same is done for x l1[n][j], x
l4
[n][j] and x
l5
[n][j] for all j ∈ {0, . . . , n − 1}. Splitting is only
performed in order to be able to unite the respective sets of chunks. Thus, the maximum width
of all chunks of D is preserved with respect to union operations. Note that no additional bitwise
data dependencies are imposed on the sets of chunks, as constant zero functions are used as
arguments of the Slice procedure.
A bitwise decomposition of E which is computed according to Algorithm 15 does not have the
property stated in (6.17) anymore. Let x 1[n1] ∈ B[n1], . . . ,x k[nk] ∈ B[nk]. Although we still have
〈x 1[n1], . . . ,x k[nk]〉 satisfies E =⇒
∀ i ∈ {1, . . . , q} : λCi(x 1[n1], . . . ,x k[nk]) satisfies BvSAT(B i[mi])
the following, in general, does not hold
∀ i ∈ {1, . . . , q} : λCi(x 1[n1], . . . ,x k[nk]) satisfies BvSAT(B i[mi]) =⇒
〈x 1[n1], . . . ,x k[nk]〉 satisfies E
because for if-then-else expressions x l1[n] = ite(x
l2
[m] = x
l3
[m], x
l4
[n], x
l5
[n]) occurring in E now
chunks of x l1[n],x
l4
[n],x
l5
[n] are usually separated from chunks of x
l2
[m],x
l3
[m], and the data depen-
dencies imposed by the if-then-else operators are not coded in the bitwise bitvector functions of
D. In order to be able to describe such dependencies, we define:
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Definition 8.1 (If-Then-Else Constraints) Let k ∈ N+ and let n1, . . . , nk ∈ N+. Let
V := {x 1[n1], . . . ,x k[nk]} be a set of bitvector variables and let E ⊆ ENorm(V ) be a normalized
system of bitvector equations. Let ite(E) ⊆ {1, . . . , k}5 denote the set of quintuples for which
the following holds:
〈l1, l2, l3, l4, l5〉 ∈ ite(E) ⇐⇒ 〈x l1[nl1 ], ite(x
l2
[nl2 ]
= x l3[nl3 ]
, x l4[nl4 ]
, x l5[nl5 ]
) 〉 ∈ E
where l1, l2, l3, l4, l5 ∈ {1, . . . , k}. Then ite(E) is called the set of if-then-else constraints
induced by E. 
A satisfying solution 〈x 1[n1], . . . ,x k[nk]〉 of E must satisfy all if-then-else expressions. Thus the
following characterization holds:
Corollary 8.2 (Extended Bitwise Decomposition) Let k ∈ N+ and n1, . . . , nk ∈ N+.
Let V := {x 1[n1], . . . ,x k[nk]} be a set of bitvector variables and let E ⊆ ENorm(V ) be a normal-
ized system of bitvector equations. Let D = { 〈C1,B 1[m1]〉, . . . , 〈Cq,B
q
[mq ]
〉 } be a bitwise decom-
position of E computed according to Algorithm 15. Then for all x 1[n1] ∈ B[n1], . . . ,x k[nk] ∈ B[nk]
the following holds:
〈x 1[n1], . . . ,x k[nk]〉 satisfies E ⇐⇒
∀ i ∈ {1, . . . , q} : λCi(x 1[n1], . . . ,x k[nk]) satisfies BvSAT(B i[mi])
∧ ∀ 〈l1, l2, l3, l4, l5〉 ∈ ite(E) : x l1[nl1 ] = ite(x
l2
[nl2 ]
= x l3[nl3 ]
, x l4[nl4 ]
, x l5[nl5 ]
) 
Our goal is to reduce satisfiability of E to satisfiability of a corresponding system E′ of bitvector
equations over bitvector variables of reduced width (cf. Figure 2.11). In the following chapter,
we present in detail how the reduced system E′ is generated. We prove that satisfiability of the
systems of equations is preserved in a one-to-one fashion, and it is shown how the reduction
technique benefits from the extended handling of dynamic data dependencies.
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Chapter 9
Applying the Width Reduction
Technique
In this chapter, we show how the bitvector width reduction technique which has been presented
in Chapter 4 is used in combination with the computation of bitwise decompositions, as presented
in Chapters 6 and 8, and in combination with the normalization procedures given in Chapter 7.
In Figure 9.1 it is outlined how the three techniques interact in order to simplify the solving of
systems of bitvector equations.
System E of Bitvector Equations
Equivalent System E’ of Width-Reduced Bitvector Equations
Preprocessing and Normalization
Bitwise Decomposition
Width Reduction
?
?
?
?
Figure 9.1: Outline
This chapter presents procedures which generate a system E′ of bitvector equations over bitvec-
tor variables of reduced width from a given normalized system E of bitvector equations. The
reduction is based on the extended decomposition technique and the improved handling of dy-
namic data dependencies which is motivated in Chapter 8. Furthermore, the main reduction
theorem for extended bitwise decompositions is presented from which the maximum amount
of scaling for each bitvector variable is obtained and which proves correctness of the proposed
reduction.
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9.1 Generating Equivalent Systems of Bitvector Equations with
Reduced Bitvector Widths
In the following, let k ∈ N+ and let n1, . . . , nk ∈ N+. Let V = {x 1[n1], . . . ,x k[nk]} be a set of
bitvector variables and let E ⊆ E(V ) be a system of bitvector equations. We have seen that
without loss of generality we can assume E to be in normalized form, i.e. E ⊆ ENorm(V ). Let
D = { 〈C1,B 1[m1]〉, . . . , 〈Cq,B
q
[mq ]
〉 } with q ∈ N+ and m1, . . . ,mq ∈ N+ be the bitwise decom-
position of E which is computed according to the modified decompose procedure presented in
Chapter 8.
The primary objective of the width reduction is to guarantee that the chosen amount of scaling
ensures that all if-then-else constraints of E are still satisfiable after scaling. In Example 2.2
and in Chapter 4 it is shown how disequality constraints and the enhanced BvSAT problem are
used to model such conditions. The set ite(E) of if-then-else constraints of E induces sets of
disequality constraints for the sets of chunks C1, . . . , Cq ofD according to the following definition:
Definition 9.1 (Induced Disequality Constraints) Let E ⊆ ENorm(V ) be a normalized
system of bitvector equations, and let D = { 〈C1,B 1[m1]〉, . . . , 〈Cq,B
q
[mq ]
〉 } be a bitwise de-
composition of E computed according to Algorithm 15. Let I1, . . . , Iq be sets of disequality
constraints such that for all i ∈ {1, . . . , q} and a, b ∈ N+ the following holds:
{a, b} ∈ Ii ⇐⇒ The bitvector equation x l1[n] = ite(x l2[m] = x l3[m], x l4[n], x l5[n])
occurs in E, i.e. 〈l1, l2, l3, l4, l5〉 ∈ ite(E), and there exist
c, d ∈ {0, . . . ,m− 1} such that 〈l2, d, c〉 ∈ Ci and 〈l3, d, c〉 ∈ Ci,
and 〈l2, d, c〉 is the ath chunk of Ci and 〈l3, d, c〉 is the bth chunk
of Ci when enumerated according to .
Then I1, . . . , Iq are called the sets of disequality constraints induced by Dand ite(E). 
Let I1, . . . , Iq be such sets of disequality constraints. In the following, we will show how to
construct a set V ′ = {y1[N1], . . . ,yk[Nk]} of bitvector variables of reduced widths N1, . . . , Nk ∈ N+
with N1 ≤ n1, . . . , Nk ≤ nk and a system of bitvector equations E′ ⊆ ENorm(V ′) which is
satisfiable if and only if E is satisfiable.
The reduced widths M1, . . . ,Mq ∈ N+ are computed according to the q-fold application of
Theorem 4.44, i.e. for each i ∈ {1, . . . , q} let Theorem 4.44 be instantiated with I := Ii and
n := mi and F[n] := B[mi]. The computed reduced width m is then assigned to Mi. Then for all
i ∈ {1, . . . , q} and all I ′i ⊆ Ii we have
BvSAT(B i[mi], I ′i) is satisfiable ⇐⇒ BvSAT(B i[Mi], I ′i) is satisfiable (9.1)
where B 1[M1] ' B 1[m1], . . . , B
q
[Mq ]
' B q[mq ] denote the corresponding bitwise bitvector functions of
widths M1, . . . ,Mq.
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Let C be the set of all chunks of D, i.e.
C :=
⋃
i∈{1,...,q}
Ci
and let G1, . . . , Gk ⊆ C be the granularities of the bitvector variables x 1[n1], . . . ,x k[nk] which are
induced by D, i.e. G1 := gran(x 1[n1],D), . . . , Gk := gran(x
k
[nk]
,D). Then define
w : C −→ {M1, . . . ,Mq} with w(α) := Mi ⇐⇒ α ∈ Ci
Furthermore, for each i ∈ {1, . . . , k} let
Ni :=
∑
α∈Gi
w(α) (9.2)
and define V ′ := {y1[N1], . . . ,yk[Nk]}. The correlation between (chunks of) bitvector variables of
V and V ′ is illustrated in Figure 9.2.
gran(x i[ni],D) : x
i
[ni]
∈ V
y i[Ni] ∈ V ′
ni︷ ︸︸ ︷
mj1︷ ︸︸ ︷ mj2︷ ︸︸ ︷ mj3︷ ︸︸ ︷
︸ ︷︷ ︸
Ni
︸ ︷︷ ︸
Mj1
︸︷︷︸
Mj2
︸︷︷︸
Mj3
Figure 9.2: Bitvector Width Reduction
Each chunk of the granularity Gi of a bitvector variable x i[ni] ∈ V belongs to a set Cj of D (and
thus is of width mj) and is related to a specific chunk of y i[Ni] ∈ V ′ (which is of width Mj).
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In order to describe this correlation of chunks we define
SD : {1, . . . , k} × N −→ N
with
〈i, a〉 7→
∑
α ∈ Gi
α v 〈i, a− 1, 0〉
w(α) (9.3)
The function SD maps the upper and lower bounds of chunks of bitvector variables of V to the
corresponding upper and lower bounds of chunks of bitvector variables of V ′, as illustrated in
Figure 9.3.
gran(x i[ni],D) : x
i
[ni]
∈ V
y i[Ni] ∈ V ′
b a
b′ a′
a′ := SD(i, a)
b′ := SD(i, b+ 1)− 1
Figure 9.3: Related Upper and Lower Bounds of Chunks
We call SD the reduction function forD, E and I1, . . . , Iq. In the following, let E′ ⊆ ENorm(V ′) be
the system of bitvector equations which is constructed from E and SD according to Algorithms 16
and 17, which are shown below.
Algorithm 16 Bitvector Width Reduction
1 reduce(E, SD) {
2 E′ := ∅
3 for each 〈t1, t2〉 ∈ E do {
4 E′ := E′ ∪ { 〈 reduce terms(t1, SD), reduce terms(t2, SD) 〉 }
5 }
6 return E′
7 }
Algorithm 16 generates E′ by successively calling Algorithm 17 for all left hand side and right
hand side terms of the equations of E. Algorithm 17 replaces all chunk expressions occurring in
a normalized bitvector term by chunks expressions of reduced widths according to SD.
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Algorithm 17 Bitvector Width Reduction
1 reduce terms(t, SD) {
2 switch(t) {
3 case t ≡ x i[ni][b, a] then {
4 a′ := SD(i, a); b′ := SD(i, b+ 1)− 1
5 return y i[Ni][b
′, a′]
6 }
7 case t ≡ neg(s) then {
8 return neg( reduce terms(s, SD) )
9 }
10 case t ≡ t1  t2 and  ∈ {and, or, xor, nand, nor, xnor} then {
11 return reduce terms(t1, SD)  reduce terms(t2, SD)
12 }
13 case t ≡ ite(s1 = s2, t1, t2) then {
14 v1 := reduce terms(s1, SD); v2 := reduce terms(s2, SD)
15 w1 := reduce terms(t1, SD); w2 := reduce terms(t2, SD)
16 return ite(v1 = v2, w1, w2)
17 }
18 case t ≡ t1• t2 and • ∈ {,,} then {
19 return reduce terms(t1, SD) • reduce terms(t2, SD)
20 }
21 }
22 }
The resulting system E′ is syntactically equal to E, except that each chunk of width mj of a
bitvector variable x i[ni] of V belonging to a set of chunks Cj , is replaced by the corresponding
chunk of y i[Ni] which is of width Mj . Then the following holds:
Theorem 9.2 (Main Reduction Theorem) Let E ⊆ ENorm(V ) be a system of normal-
ized bitvector equations. Let D be an extended bitwise decomposition of E. Let SD be the
corresponding reduction function induced by the if-then-else constraints of E. Then the fol-
lowing holds:
E is satisfiable ⇐⇒ reduce(E, SD) is satisfiable
where reduce(E, SD) is the output of Algorithm 16 with input E and SD.
Proof: Let E′ := reduce(E, SD). Since D = { 〈C1,B 1[m1]〉, . . . , 〈Cq,B
q
[mq ]
〉 } is an extended
bitwise decomposition of E, according to Corollary 8.2 we have:
〈x 1[n1], . . . ,x k[nk]〉 satisfies E ⇐⇒
∀ i ∈ {1, . . . , q} : λCi(x 1[n1], . . . ,x k[nk]) satisfies BvSAT(B i[mi])
∧ ∀ 〈l1, l2, l3, l4, l5〉 ∈ ite(E) : x l1[nl1 ] = ite(x
l2
[nl2 ]
= x l3[nl3 ]
, x l4[nl4 ]
, x l5[nl5 ]
) (9.4)
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Let f : C −→ Chunks〈M1,...,Mk〉 be defined by f( 〈l, b, a〉 ) := 〈 l, SD(l, b + 1) − 1, SD(l, a) 〉
for all 〈l, b, a〉 ∈ C. Then D′ := { 〈f(C1),B 1[M1]〉, . . . , 〈f(Cq),B
q
[Mq ]
〉 } is an extended bitwise
decomposition of E′, where B 1[M1] ' B 1[m1], . . . ,B
q
[Mq ]
' B q[mq ].
Furthermore, we have ite(E′) = ite(E), and therefore the following holds:
〈y1[N1], . . . ,yk[Nk]〉 satisfies E′ ⇐⇒
∀ i ∈ {1, . . . , q} : λf(Ci)(y1[N1], . . . ,yk[Nk]) satisfies BvSAT(B i[Mi])
∧ ∀ 〈l1, l2, l3, l4, l5〉 ∈ ite(E) : y l1[Nl1 ] = ite(y
l2
[Nl2 ]
= y l3[Nl3 ]
, y l4[Nl4 ]
, y l5[Nl5 ]
) (9.5)
Correctness of Theorem 9.2 is then obtained from Lemma 9.3. 
The main reduction theorem characterizes satisfiability of E and E′ according to formulae (9.4)
and (9.5). Both characterizations are related to each other as stated in the following lemma.
Lemma 9.3 (Bitvector Width Reduction) Let k ∈ N+ and let n1, . . . , nk ∈ N+. Let
V := {x 1[n1], . . . ,x k[nk]} be a set of bitvector variables and let E ⊆ ENorm(V ) be a normal-
ized system of bitvector equations. Let D = { 〈C1,B 1[m1]〉, . . . , 〈Cq,B
q
[mq ]
〉 } be an extended
bitwise decomposition of E computed according to Algorithm 15. Let I1, . . . , Iq be the sets of
disequality constraints induced by D and ite(E). For each i ∈ {1, . . . , q}, let pi ∈ N+
be the number of connected components of the disequality graph G6=( |Ci| , Ii ), and let
Mi := min(mi, max(1, |Ci| − pi)). Let N1, . . . , Nk ∈ N+ be computed as shown in Equa-
tion (9.2), and let f be determined as in the proof of Theorem 9.2. Then the following are
equivalent:
(I) There exist x 1[n1] ∈ B[n1], . . . ,x k[nk] ∈ B[nk] such that
(a) for all i ∈ {1, . . . , q} λCi(x 1[n1], . . . ,x k[nk]) satisfies BvSAT(B i[mi]) and
(b) for all 〈l1, l2, l3, l4, l5〉 ∈ ite(E) we have x l1[nl1 ] = ite(x
l2
[nl2 ]
= x l3[nl3 ]
, x l4[nl4 ]
, x l5[nl5 ]
).
(II) There exist y1[N1] ∈ B[N1], . . . ,yk[Nk] ∈ B[Nk] such that
(a) for all i ∈ {1, . . . , q} λf(Ci)(y1[N1], . . . ,yk[Nk]) satisfies BvSAT(B i[Mi]) and
(b) for all 〈l1, l2, l3, l4, l5〉 ∈ ite(E) we have y l1[Nl1 ] = ite(y
l2
[Nl2 ]
= y l3[Nl3 ]
, y l4[Nl4 ]
, y l5[Nl5 ]
).
Proof: For each i ∈ {1, . . . , q} let ki := |Ci|.
(I) =⇒ (II): Assume there exist x 1[n1] ∈ B[n1], . . . ,x k[nk] ∈ B[nk] such that for all i ∈ {1, . . . , q}
λCi(x
1
[n1]
, . . . ,x k[nk]) satisfies BvSAT(B i[mi]) and such that for all 〈l1, l2, l3, l4, l5〉 ∈ ite(E) we have
x l1[nl1 ]
= ite(x l2[nl2 ]
= x l3[nl3 ]
, x l4[nl4 ]
, x l5[nl5 ]
).
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For each i ∈ {1, . . . , q} let x i,1[mi], . . . ,x
i,ki
[mi]
∈ B[mi] such that
〈x i,1[mi], . . . ,x
i,ki
[mi]
〉 = λCi(x 1[n1], . . . ,x k[nk])
and let
I 6=i := { {a, b} ∈ Ii | x i,a[mi] 6= x
i,b
[mi]
}
and
I=i := { {a, b} | a, b ∈ {1, . . . , ki} ∧ x i,a[mi] = x
i,b
[mi]
}
Then for all z 1[mi], . . . , z
ki
[mi]
∈ B[mi] let G i[mi] : B[mi] × . . .× B[mi] → B[mi] be defined by
G i[mi](z 1[mi], . . . , z
ki
[mi]
) := B i[mi](z 1[mi], . . . , z
ki
[mi]
) or
 OR
{a, b} ∈ I=i
(z a[mi] xor z
b
[mi]
)

Then G i[mi] is a bitwise bitvector function, and due to the construction then 〈x
i,1
[mi]
, . . . ,x i,ki[mi]〉
is a satisfying solution of BvSAT(G i[mi], I
6=
i ). Since I
6=
i ⊆ Ii, then Theorem 4.44 yields that
BvSAT(G i[Mi], I
6=
i ) is also satisfiable. Furthermore, according to the definition of corresponding
bitwise bitvector functions (see Definitions 3.25 and 3.28), for all z 1[Mi], . . . , z
ki
[Mi]
∈ B[Mi] the
following holds:
G i[Mi](z 1[Mi], . . . , z
ki
[Mi]
) := B i[Mi](z 1[Mi], . . . , z
ki
[Mi]
) or
 OR
{a, b} ∈ I=i
(z a[Mi] xor z
b
[Mi]
)

For each i ∈ {1, . . . , q} let y i,1[Mi], . . . ,y
i,ki
[Mi]
∈ B[Mi] such that 〈y i,1[Mi], . . . ,y
i,ki
[Mi]
〉 is a satisfying
solution of BvSAT(G i[Mi], I
6=
i ). Let y
1
[N1]
∈ B[N1], . . . ,yk[Nk] ∈ B[Nk] such that for all i ∈ {1, . . . , q}
we have:
〈y i,1[Mi], . . . ,y
i,ki
[Mi]
〉 = λf(Ci)(y1[N1], . . . ,yk[Nk])
Note that such y1[N1], . . . ,y
k
[Nk]
exist because C1, . . . , Cq and thus f(C1), . . . , f(Cq) are indepen-
dent sets of chunks (cf. Chapter 6). Then we can conclude the following:
∀ i ∈ {1, . . . , q} : λf(Ci)(y1[N1], . . . ,yk[Nk]) satisfies BvSAT(B i[Mi])
Now, let 〈l1, l2, l3, l4, l5〉 ∈ ite(E). Then x l1[nl1 ] = ite(x
l2
[nl2 ]
= x l3[nl3 ]
, x l4[nl4 ]
, x l5[nl5 ]
), and either
x l2[nl2 ]
6= x l3[nl3 ] and x
l1
[nl1 ]
= x l5[nl5 ]
, or x l2[nl2 ]
= x l3[nl3 ]
and x l1[nl1 ]
= x l4[nl4 ]
. According to the con-
struction of I 6=1 , . . . , I
6=
q and I=1 , . . . , I
=
q , in both cases the respective equalities and disequalities
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for all chunks of x l1[nl1 ]
,x l2[nl2 ]
,x l3[nl3 ]
,x l4[nl4 ]
,x l5[nl5 ]
are coded in the BvSAT(G i[Mi], I
6=
i ) problems
and thus are preserved while reduction, i.e. we have
x l2[nl2 ]
= x l3[nl3 ]
⇐⇒ y l2[Nl2 ] = y
l3
[Nl3 ]
and
x l1[nl1 ]
= x l4[nl4 ]
=⇒ y l1[Nl1 ] = y
l4
[Nl4 ]
as well as
x l1[nl1 ]
= x l5[nl5 ]
=⇒ y l1[Nl1 ] = y
l5
[Nl5 ]
Hence, we have y l1[Nl1 ]
= ite(y l2[Nl2 ]
= y l3[Nl3 ]
, y l4[Nl4 ]
, y l5[Nl5 ]
).
(II) ⇐= (I): Let y1[N1] ∈ B[N1], . . . ,yk[Nk] ∈ B[Nk] such that λf(Ci)(y1[N1], . . . ,yk[Nk]) satisfies
BvSAT(B i[Mi]) for all i ∈ {1, . . . , q}, and such that for all 〈l1, l2, l3, l4, l5〉 ∈ ite(E) we have
y l1[Nl1 ]
= ite(y l2[Nl2 ]
= y l3[Nl3 ]
, y l4[Nl4 ]
, y l5[Nl5 ]
).
Let G′1, . . . , G′k ⊆ Chunks〈N1,...,Nk〉 be the granularities of y1[N1], . . . ,yk[Nk] which are induced by
D′ as defined in the proof of Theorem 9.2.
For each i ∈ {1, . . . , k}, let αi : {1, . . . , |G′i|} −→ G′i be a bijective enumeration of the chunks of
G′i with αi(1)  . . .  αi(|G′i|), and let βi : {1, . . . , |Gi|} −→ Gi be a bijective enumeration of
the chunks of Gi with βi(1) . . . βi(|Gi|).
For each j ∈ {1, . . . , |Gi|}, let mi,j := width(βi(j)), and let x i[ni] ∈ B[ni] be defined by x i[ni] :=
signExt[mi,|Gi|]
(λ{αi(|G′i|)}(y
1
[N1]
, . . . ,yk[Nk]) )⊗ . . .⊗ signExt[mi,1](λ{αi(1)}(y1[N1], . . . ,yk[Nk]) )
Then the following holds:
∀ i ∈ {1, . . . , q} : λCi(x 1[n1], . . . ,x k[nk]) satisfies BvSAT(B i[mi])
Now, let 〈l1, l2, l3, l4, l5〉 ∈ ite(E). Then y l1[Nl1 ] = ite(y
l2
[Nl2 ]
= y l3[Nl3 ]
, y l4[Nl4 ]
, y l5[Nl5 ]
). Equality
and disequality of bitvectors is preserved by signed extension. For each j ∈ {1, . . . , 5} the
bitvector x lj[nlj ]
consists of a concatenation of chunks of y lj[Nlj ]
. In particular, x lj[nlj ]
is constructed
such that for all a, b, c, d ∈ N the following hold:
x l2[nl2 ]
[b, a] = signExt[b−a+1](y
l2
[Nl2 ]
[d, c]) ⇐⇒ x l3[nl3 ][b, a] = signExt[b−a+1](y
l3
[Nl3 ]
[d, c])
x l1[nl1 ]
[b, a] = signExt[b−a+1](y
l1
[Nl1 ]
[d, c]) ⇐⇒ x l4[nl4 ][b, a] = signExt[b−a+1](y
l4
[Nl4 ]
[d, c])
x l1[nl1 ]
[b, a] = signExt[b−a+1](y
l1
[Nl1 ]
[d, c]) ⇐⇒ x l5[nl5 ][b, a] = signExt[b−a+1](y
l5
[Nl5 ]
[d, c])
Then we can conclude x l1[nl1 ]
= ite(x l2[nl2 ]
= x l3[nl3 ]
, x l4[nl4 ]
, x l5[nl5 ]
). 
Note that the second part of the proof of Lemma 9.3 also reveals how a satisfying solution of
the original system E can be obtained from a satisfying solution of the reduced system E′.
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9.2 A Note on Order Constraints
In the previous sections of this chapter and in Chapters 5, 6, 7 and 8, only if-then-else expres-
sions containing equality comparisons have been considered. The reason for this was to avoid
unnecessary complication and redundant notation. The results which have been presented all
remain valid if (some or all) expressions
ite(s1 = s2, t1, t2)
with bitvector terms s1, s2, t1, t2 are replaced by
ite(s1 < s2, t1, t2)
Section 4.9 reveals that comparisons for equality and for strict ordering can be treated com-
pletely alike, i.e. the same disequality constraints for the BvSAT problems are generated from
both types of comparison. Theorem 4.48 yields that the proposed abstraction and the reduced
bitvector widths which are computed are sufficient to guarantee existence of satisfying solutions
which strictly preserve all order constraints and disequalities of the bitvector values.
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Chapter 10
Experimental Results
Reduction of data path widths is a classical approach to cope with design sizes for verification
and simulation purposes. It is common practice among chip designers that they manually replace
a data path width in the HDL code by a smaller one if verification or simulation of a design
becomes too complex. The smaller width is usually simply guessed or chosen by intuition,
however this is done without having any guarantee that functional behavior of the scaled design
truly corresponds to the behavior of the original design in a one-to-one fashion. Furthermore,
it is usually unclear how values of the scaled signals should be interpreted in order to find
corresponding values of original size for the initial design.
In the previous chapters, we have shown how the proposed abstraction technique solves these
problems and can be used for an automated reduction of data path widths for Bounded Model
Checking of digital hardware.
The proposed method has been implemented in C++ in a prototype tool called BooStER
(Boolean String Length Reduction, see [Joh01a]), which now is part of the Circuit Verifica-
tion Environment (CVE, cf. [BS01, Joh01b]) of Infineon Technologies. The tool was tested in
several case studies at the Design Automation Department of Siemens Corporation in Munich,
Germany, and at the Computer Network Peripherals Department of Infineon Technologies in
San Jose, California, in order to examine what amount of scaling can be achieved for real world
chip designs, and what types of designs and properties are promising candidates for data path
width reduction. The prototype operated as a preprocessor to the property checking tools used
at Siemens and Infineon, and two major case studies, in which property checking runtimes on
the scaled models of the circuit designs are compared to those achieved on the original designs
without preprocessing, are presented in the following sections.
10.1 Central Buffer Address Management Unit
In this section, results are presented which have been achieved on the address management
unit of the central buffer of an asynchronous transfer mode (ATM) based switching element,
which has been developed at Siemens ICN in Munich, Germany, and which is used in industrial
telecommunication chips.
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The HDL design consists of roughly 3.000 lines of Verilog source code, which result in a netlist
synthesis consisting of approximately 24.000 gates of control and decoding logic, and RAMs
with 35.000 memory element cells, which was far too large for the BDD based model checker,
so verification took place in a Bounded-Model-Checking approach using the Siemens property
checker. Because of its considerable size, and because the design represents a typical class of
interface modules, it was chosen as a test case for the data path scaling technique.
The address management unit, in the following called Q-Unit, incorporates 16 FIFO queue
buffers and complex control logic. It is implemented by a straightforward pipeline operation
with almost no data dependent interaction of the pipelined operations. The design has 33 input
channels to receive ATM cells.
Data packages are fed on the input channels to the management unit and stored in the FIFOs.
Upon request the packages are output on one of 17 output channels again. Many of these cells
are empty in which case they are not further processed. Otherwise, they are parallelized and
offered to the main circuitry. The main circuitry performs either a write or a read in each clock
cycle, following a fixed scan scheme. During a write a cell is polled from an input channel, and
its routing information is examined in order to find out on which (possibly multiple) output(s)
it shall leave the switching element. Then the cell gets stored in the central buffer, a RAM of
several hundreds cells capacity. The address for this storage operation is to be provided by the
Q-Unit. A read provides cells to exactly one output channel that is specified by the scan scheme.
To serve it, the Q-Unit must deliver the central buffer address of the cell that is to be output
over the requested output channel. A block diagram is shown in Figure 10.1.
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Figure 10.1: RTL Block Diagram of the Q-Unit
Each queue can receive a read, a write, or no request. The normal operation can be disturbed
by buffer overflows where a cell should be input but no unused address is available in the central
buffer, and by queue overflows where a maximum number of cells that wait to be output over
one dedicated output channel would be exceeded. The Q-Unit must support requests such that
pipelining without hazards is guaranteed:
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- a read will not be accepted if the corresponding queue is empty
- whenever a read is accepted, the position of all elements (except bottom) is decremented
- a write will not be accepted if the corresponding queue is full
- whenever a write is accepted, its data is stored on top of the specified queue
- a cell will be output exactly once on exactly the specified output channel
- every cell that leaves the switching element is either empty or it was previously input
- cell sequence is preserved, i.e. any two cells that arrive over one input channel and are
targeted to the same output channel will leave the circuit in the order in which they were
input
- no central buffer address is dropped from the address management unit
The above requirements represent typical design interface access properties and were character-
ized by three different formal properties (in the following marked as nop, read, write) which
specified the intended design behavior for read, write, and idle accesses. Design behavior was
verified by inductively checking that these specifications are met after an initial reset of the
design and by showing that, if they hold at an arbitrary point t of time, then they also hold for
time t+1. Generating the corresponding Bounded Model Checking problems required unrolling
of the design over ranges of 4 timesteps (nop, write), and 6 timesteps (read) respectively.
It turned out that for all three properties the width of the data path signals could automatically
be reduced by the prototype. As an illustration, RTL block diagrams before and after scaling
the design for the read property are shown in Figure 10.2.
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Figure 10.2: Data Path Scaling for the read-Property
For all three properties, the verification runtimes on the scaled models of the Q-Unit were
compared to those achieved on the original design without preprocessing. All verification test
cases were run on an Intel Pentium II PC with a 450MHz CPU, 128MB of main memory, and
a Linux operating system. The results are given in CPU seconds (minutes respectively) and are
shown in Table 10.1.
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Property Original design Scaled model
Computation times for nop 2.96 secs
pre- and postprocessing read 6.53 secs
write 3.24 secs
FIFO sizes on RTL nop 160 cells × 10 bit 160 cells × 2 bit
read / write 160 cells × 10 bit 160 cells × 3 bit
Overall number of bits in all nop 20925 5034 (24.0 %)
signals in cone of influence read 31452 10592 (33.6 %)
of property write 14622 5163 (35.3 %)
Overall number of gates in nop 23801 5661 (27.9 %)
synthesized netlist read / write 23801 7929 (33.3 %)
Number of state bits nop 1658 362 (21.8 %)
read / write 1658 524 (31.6 %)
Property checker runtimes nop 23:33min 37.96 secs ( 2.7 %)
read 42:23min 3:27min ( 8.1 %)
write fail 2:08min 25.66 secs (19.5 %)
write hold 27:08min 1:08min ( 4.2 %)
Table 10.1: Amounts of Scaling and Verification Runtimes
We encountered a significant reduction in the different sizes of the design models and a tremen-
dous drop in the runtimes of the property checker. Design sizes could be shrunken to approxi-
mately 30% of the original sizes, and runtimes dropped from between half and three quarters of
an hour to minutes or even seconds.
It turned out that the write property did not hold due to a design bug in the Verilog code. A
violation of the write property occurs if a queue is empty and then receives 3 or more consecutive
writes immediately followed by a read. Using the scaled version of the Q-Unit, a counterexample
was found in about a quarter of the time needed for the unscaled design (write fail). From
the counterexample for the reduced model the prototype recomputed a counterexample for the
original design, whereupon the bug was fixed by the designers and the write property was again
checked on both the scaled and unscaled versions of the corrected design (write hold). Validity
could now be proven on the scaled model within fractions of the time needed on the original
Q-Unit.
Furthermore, it is especially notable that the computation times which the prototype needed to
analyze the design and the properties and to generate the shrunken models, ranging between 3
and 7 seconds, are in effect negligible compared to the runtimes of the property checker. As a
conclusion, applying additional pre- and postprocessing truly caused a significant speed-up of
design verification.
10.2 Bus Interface Unit
Further evaluations of the prototype implementation of the proposed reduction technique were
done at the design center of ARM Limited in Cambridge, UK, one of the industry’s leading
providers of 16/32-bit embedded RISC microprocessors.
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The task present was property checking of a bus interface unit (BIU) which connects an ARM
946 processor core to an AMBA bus (open standard for on-chip bus specification). The design
contained several busses, caches and small RAMs. All busses were 40-bits wide. The BIU also
contained a write buffer, which was a FIFO into which write data is put if the AMBA bus is
busy. The FIFO has 16 entries, with each entry being 40 bits wide (30-bit data + control).
40
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BufferBIU
Figure 10.3: Bus Interface Unit
Several standard properties for the bus interface had to be verified, for example that transfers
on the bus are AMBA compliant and that read/write requests are correctly handled by the BIU
(for instance, no write if the write buffer FIFO is full, no read if the write buffer FIFO is empty).
It turned out that the BIU is not safe on its own, i.e. a possible violation of the no-write-if-full
property was found when the BIU was checked as a separate module. However, it was unclear
whether the BIU maybe still was safe in combination with the control (e.g. in the complete
design the control logic should suppress a write-if-full). It was unclear whether the found bug
was a true counterexample in the sense that it described a reachable state of the entire design
(violations of the property in a non-reachable state could have been neglected).
The problem was that the BIU itself was of a moderate size, just 13.000 gates, and property
checking of the isolated BIU block could be done in reasonable time, but the combined BIU plus
946-control and caches was about 68.000 gates.
In a subsequent step, further properties were written which checked for reachability of the
found counterexample for the complete bus interface block within a fixed finite window of time
(Bounded Model Checking), starting from an initial reset state, i.e. property ϕi for example
checks if the counterexample can be reached from the initial reset state of the design within
i clock cycles. Naturally, the larger the number of clock cycles is, the more grows the size of
the bit-level Bounded Model Checking problem (cf. unrolling of design and property, see e.g.
Figure 2.3 in Section 2.1). The computational resource limitations were soon reached, i.e. the
property checker only got around 10 clock cycles before the proofs became too long.
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The verification engineer responsible for checking reachability of the counterexample attempted
a scaling of the data path width by manually modifying the HDL source code of the design.
According to the design specification, the 40 bits of the bus were conceptually divided into blocks
consisting of 2 parity bits, 30 data bits, and 8 control bits, as illustrated in Figure 10.4.
DataControl  Parity
012. . .. . . . . . . . .39 3231
Figure 10.4: Bus Interface – Conceptual Data Flow
The first try consisted of replacing all 30 data bits by one single data bit, thus reducing the
overall bus width from 40 down to 11. The effect was that now several properties failed on scaled
version of the bus interface which had been successfully verified on the original design, and vice
versa. Obviously, the amount of scaling that had been chosen had led to an abstraction which
was not one-to-one. In a second trial-and-error attempt, the 30 data bits were replaced by 4
data bits. Yet, again the resulting abstraction was found not to be one-to-one. Considering the
effort of manually modifying the whole HDL code (take into account that all signals in the cone
of influence of the bus signals are affected by the scaling and had to be modified) it was decided
not try further scaling by hand.
During a three-days visit to ARM, the BooStER tool was used to analyze the bus interface
unit and to try to reduce the width of the data path of the design. The bitwise decomposition
which was computed by the prototype revealed a granularity of the bus interface signals (cf.
Section 6.7) which was the following: the two parity bits and all 8 control bits were recognized
to have non-uniform data dependencies and thus to be non-scalable, but for the 30 data bits
the data flow was detected to be bitwise, though different for the lower 8 bits and the upper 22
bits. The minimum-width computation yielded a possible reduction of the upper 22 bits down
to one bit, but for the lower 8 bits indicated a necessary minimum width which was still 8, as
summarized in Figure 10.5.
Data BitsControl Bits Counter  Parity Bits
393837363534333231 . . . 012. . .910. . . . . .
11 1 1 1 1 1 1 1 8 11
Figure 10.5: Bus Interface – Granularity Analysis of the Data Flow
A close inspection of the HDL code by the chip designer confirmed that the lower 8 bits of
the data 30 bits were internally used as some kind of counter. The value of this counter is
compared with other signal values at several points on the control path, causing dynamical data
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dependencies and disequality constraints for the BvSAT problems of the bitwise decomposition.
Thus, all 8 counter bits were significant for the considered property and therefore could not
be scaled. This had led to the wrong results of the manual attempts of scaling. The correct
minimum scaling, as confirmed by the prototype, can be seen in Figure 10.6.
Data BitsControl Bits Counter  Parity Bits
Control Bits’ Counter’  Parity Bits’Data
Bit’
393837363534333231 . . . 012. . .910. . . . . .
012. . .910 . . .18171615 11121314
Figure 10.6: Reduced Bus Interface
The result was a possible reduction of the overall bus width from 40 bits down to 19 bits. The
scaling is illustrated below.
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Figure 10.7: Scaling of the Bus Interface
The windows of time for which reachability of the counterexample could be checked when the
scaled version of the BIU was used was significantly larger than before. Non-reachability of the
counterexample could now be proven for up to approximately 35 time-frames instead of only
10 time-frames, confirming the usefulness of the proposed abstraction technique. Additionally,
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the reduction technique was able to improve runtimes of the property checker for several other
properties (accurate figures are available only in a confidential internal ARM report). Though
here the speed-up was somehow more moderate – runtimes dropping from a few minutes down
to under a minute – this was still good news for regression testing, where the aim is to minimize
the total running time of all proofs.
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Chapter 11
Conclusion and Directions of Future
Research
Reducing runtimes and the amount of memory needed in verification computations is one re-
quirement in order to match today’s sizes of real world designs in hardware verification. This
thesis presents a one-to-one abstraction technique for RTL property checking of digital designs.
Given a high-level circuit description and a formal property, the data paths of the design are
scaled down by automatically reducing the widths of input, output and internal signals while
strictly preserving validity of the property.
11.1 Summary
Constantly growing design sizes of digital circuits require ever improving verification methods.
Reduction of data path widths has always been a classical attempt of minimizing state space
explosion for formal model checking methods. Many EDA companies today perform such re-
ductions manually to reduce verification runtimes, usually without having the guarantee that
the chosen amount of scaling does not falsify verification results.
This thesis proposes a fully automated one-to-one RTL abstraction technique which is used as
a pre- and postprocess for property checking of digital circuits. Designs are scaled down by
reducing signal widths before property checking while guaranteeing that the property holds for
the scaled model if and only if it holds for the original design. If a property does not hold, then
counterexamples for the original design are computed in a postprocessing step from counterex-
amples for the reduced model. Due to providing a one-to-one abstraction, false-negatives cannot
occur.
The preprocessing of designs and the postprocessing of counterexamples are strictly separated
from the property checking process itself. Thus, the proposed method can easily be integrated
into existing verification flows and is independent of the concrete realization of the property
checker. It can be combined with a variety of existing verification techniques. The proposed
abstraction is particularly well suited to SAT and BDD based hardware verification because the
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complexity of those techniques often depends on the number of bit-level variables such provers
have to deal with. In classical SAT and BDD based circuit verification such variables are created
(at least) for each single bit of each signal of the circuit. In Bounded Model Checking multiple
instances of each variable and each signal are created for each step of the considered interval of
time such that the effect of scaling is even multiplied. A linear reduction of the width of a data
path from n bits down to m bits with m < n effects an exponential reduction of the induced
state spaces of the related circuit signals from 2n down to 2m. Reduced state spaces result in
increased verification performance and allow larger designs and more complex properties to be
verified.
The proposed method is based on a one-to-one correspondence which reduces satisfiability prob-
lems for bitvector functions of fixed width to satisfiability problems for bitvectors of smaller
width. Technically, this is described by instances of the BvSAT problem, which is introduced
in this thesis and which provides the formal background of the presented framework. Detailed
proofs for the correctness of the one-to-one abstraction are given, and it is shown that the
correspondence yields minimal reduced models with respect to bitwise bitvector functions.
The reduction technique was tested in several case studies, and experiments on large industrial
circuits have demonstrated its applicability and efficiency. The test cases have shown that the
reduction technique is able to significantly reduce the runtimes of existing verification tools and
to speed up property checking for specific types of digital hardware designs. The approach
is well qualified for designs which provide a high degree of uniform data flow and for which
the related sets of standard properties, which have to be verified, describe aspects of the data
path which also can be characterized by uniform data dependencies. This is typically the case
for designs in which data packages are routed from one point to another without extensive
modification of the contents of the packages. Standard properties for such designs, for example,
check that packages are correctly routed, safely stored, or output in a specific order. These
characterizations apply to important design classes such as memories, queues, stacks, bridges,
and interface protocols. A further merit of the proposed approach is that, if preprocessing yields
that no reduction is possible for a given design and a property, then abstract model and original
design are identical. Thus, the verification task itself is not impaired by using the proposed
abstraction as a preprocess, the more so as in all case studies pre- and postprocessing runtimes
were negligible.
11.2 Ongoing and Future Research
The proposed abstraction technique, as presented in this thesis, offers the basis for several
extensions and further improvements. Some promising approaches are outlined in the following
sections.
11.2.1 Tweaking the Amount of Scaling
Theorem 4.44 computes the global minimum reduced bitvector width which is necessary and
sufficient to guarantee a one-to-one correspondence of satisfiability of the BvSAT problems for all
k-ary bitwise bitvector functions. The only prerequisite is that the data flow which is described
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by the BvSAT problems is uniform. The amount of reduction which is computed is valid no
matter how the specific uniform data dependencies are in detail.
On the one hand, this generality allows a very simple computation of the reduced width (com-
putation of the number of connected components of an undirected graph). On the other hand,
often more detailed information on uniform data flow is available which can be further exploited
and which can be used for specializations of Theorem 4.41. For example, if an if-then-else ex-
pression compares the values of two bitvectors a [n], b [n], and if there do not exist any further
functional dependencies between a [n] and b [n], then an improved amount of scaling can be com-
puted. The reduced width which is computed by the abstraction technique presented in this
thesis is conservative in the sense that the resulting abstraction is one-to-one for any further
functional dependencies between a [n] and b [n].
However, in general such specializations require more complex and costly graph analysis tech-
niques for the disequality graphs. Some of our experiments used two-layered graph data struc-
tures and showed promising results.
11.2.2 Improved Scaling of Memory Arrays
Another extension of the proposed reduction technique considers improvements regarding the
handling of memory modules in circuit specifications. Up to this point, the frontend which
generates the RTL representation of the Bounded Model Checking problem represents a memory
module consisting of d cells of n bit width by a single bitvector of width d×n. The computation of
the bitwise decomposition causes (at least) a slicing of this bitvector into d chunks, each of width
n, corresponding to the d memory cells. The important point is that once the decomposition
has been computed, all these cells have the same granularity, which results in the same amount
of scaling for each cell, i.e. in the abstract model of the design the d × n memory module is
replaced by a d×m memory module with m ≤ n.
The abstraction technique which is proposed in this thesis in general is also capable of reducing
not only the size of the individual memory cells, but also to shrink the number of cells itself.
Within the bitvector equations, accesses to arrays of memory cells can be described the read
and write operators introduced in Definitions 3.15 and 3.16. If the proposed reduction technique
detects a possible scaling of the index bitvector, say from a bits to b ≤ a bits, then this is an
indication that it is sufficient for verifying the property to access only the first 2b cells of the
array instead of all 2a cells. Thus, the presented abstraction can be enhanced such that d × n
memory modules can be replaced by e × m memory modules with e ≤ d and m ≤ n. This
can drastically multiply the effect of scaling. We are currently investigating such an extension.
Several experimental results on real world designs have already confirmed its applicability.
11.2.3 Bitvector Arithmetics
The bitvector decomposition and reduction technique can be improved in order to provide a
better handling of arithmetics. Up to this point, data paths which contain arithmetics cannot be
scaled at all, because arithmetic operations do not have uniform data dependencies. However,
although if-then-else operations do not have uniform data dependencies either, in Chapter 8
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we have seen how structural data dependencies and data dependencies caused by if-then-else
expressions can be conceptually separated. Additional disequality constraints are added to the
BvSAT problems, and we have seen that this extension allows for a significantly better amount
of scaling.
A similar approach can be taken for arithmetic expressions by excluding them from the de-
composition computation in the same fashion as it has been done with if-then-else expressions.
The BvSAT problem can be further extended by additional arithmetic constraints. Reduction
theorems for this type of further enhanced BvSAT problems are currently investigated, and first
preliminary results are present. An early conclusion is that, if a data path contains only a small
amount of arithmetics, say, for example, just one or two adders, then still a good amount of
scaling can be achieved.
11.2.4 High-Level Equivalence Checking and High-Level Simulation
A further promising field of application, which is closely related to property checking, is high-level
equivalence checking of digital designs. Equivalence checking tries to formally verify functional
equivalence of two given designs. A typical case is the comparison of a high-level design de-
scription (HDL code) and a low-level netlist which, for example, has been generated by a design
compiler. The aim then is to verify correctness of the compilation process. As another exam-
ple, equivalence checking is applied when minor modifications are made to a design, e.g. for
logic optimization or layout purposes. Equivalence checking can be used to assure that such
modifications do not alter circuit behavior.
High-level equivalence checking can be considered a special case of high-level property checking.
Instead of only one design specification, two high-level design specifications are used which
describe different implementations of the same circuit. A formal property is generated which
checks for functional equivalence. Data path reductions are then computed for the conjunction
of both versions of the design with respect to this property. Scaling is then applied to both
designs, and the two scaled models are then used to perform the equivalence check. This can
be extremely useful already in very early design stages, for example, if a designer just changes
some lines of HDL code (e.g. in order to optimize the code or to replace the implementation of
a specific module by a different one) and then wants to verify that design functionality is still
the same.
It is also conceivable to use automated scaling in high-level simulation. Simulation is still an
important part of the design flow, and large regression test benches can significantly faster be
simulated on smaller versions of a design. Here, the proposed postprocessing of counterexamples
provides all means which are necessary to transfer simulation results back to the original design.
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